About the Execution of LoLA for AirplaneLD-PT-0500
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12005.084 | 3600000.00 | 3675964.00 | 13335.20 | [undef] | Time out reached |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620119000281.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is AirplaneLD-PT-0500, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620119000281
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 12M
-rw-r--r-- 1 mcc users 100K Apr 12 03:56 CTLCardinality.txt
-rw-r--r-- 1 mcc users 389K Apr 12 03:56 CTLCardinality.xml
-rw-r--r-- 1 mcc users 208K Apr 12 03:45 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.2M Apr 12 03:45 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 220K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 569K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 112K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 470K Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 630K Apr 12 04:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 2.1M Apr 12 04:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 512K Apr 12 04:37 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 3.0M Apr 12 04:37 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 25K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 47K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 2.2M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-00
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-01
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-02
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-03
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-04
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-05
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-06
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-07
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-08
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-09
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-10
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-11
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-12
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-13
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-14
FORMULA_NAME AirplaneLD-PT-0500-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717187354622
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/SRCH) for 6 AirplaneLD-PT-0500-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/SRCH) for AirplaneLD-PT-0500-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] planning for AirplaneLD-PT-0500-CTLCardinality-2024-02 stopped (result already fixed).
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/SRCH) for 30 AirplaneLD-PT-0500-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/SRCH) for 21 AirplaneLD-PT-0500-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/SRCH) for AirplaneLD-PT-0500-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/SRCH) for AirplaneLD-PT-0500-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 638
[[35mlola[0m][I] fired transitions : 1794
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/SRCH) for 30 AirplaneLD-PT-0500-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type SKEL/SRCH) for AirplaneLD-PT-0500-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 AirplaneLD-PT-0500-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 AirplaneLD-PT-0500-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 AirplaneLD-PT-0500-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 AirplaneLD-PT-0500-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for AirplaneLD-PT-0500-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 37 AirplaneLD-PT-0500-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for AirplaneLD-PT-0500-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for AirplaneLD-PT-0500-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for AirplaneLD-PT-0500-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for AirplaneLD-PT-0500-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 40 AirplaneLD-PT-0500-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for AirplaneLD-PT-0500-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-31 20:29:25] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 AirplaneLD-PT-0500-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 0/358 1/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 7685 m, 1537 m/sec, 43303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 5/358 1/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 74305 m, 13324 m/sec, 518825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 10/358 2/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 141581 m, 13455 m/sec, 997420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 15/358 2/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 208421 m, 13368 m/sec, 1473234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 20/358 2/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 274882 m, 13292 m/sec, 1948214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 25/358 3/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 342032 m, 13430 m/sec, 2424903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 30/358 3/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 409360 m, 13465 m/sec, 2900368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 35/358 3/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 476218 m, 13371 m/sec, 3377422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 40/358 4/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 543026 m, 13361 m/sec, 3854189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 45/358 4/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 610026 m, 13400 m/sec, 4331092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 50/358 4/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 676855 m, 13365 m/sec, 4806836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 55/358 5/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 743515 m, 13332 m/sec, 5283439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 60/358 5/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 810437 m, 13384 m/sec, 5758266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 65/358 5/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 877839 m, 13480 m/sec, 6234243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 70/358 6/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 945119 m, 13456 m/sec, 6713887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 75/358 6/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 1012661 m, 13508 m/sec, 7195134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 80/358 6/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 1080294 m, 13526 m/sec, 7676948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 85/358 7/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 1147989 m, 13539 m/sec, 8159135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 90/358 7/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 1215791 m, 13560 m/sec, 8641981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 96/358 7/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 1283465 m, 13534 m/sec, 9124039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 101/358 8/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 1351279 m, 13562 m/sec, 9606948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 106/358 8/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 1419168 m, 13577 m/sec, 10090193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 111/358 9/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 1487072 m, 13580 m/sec, 10572591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 116/358 9/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 1554269 m, 13439 m/sec, 11050907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 121/358 9/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 1622073 m, 13560 m/sec, 11532687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 126/358 10/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 1689604 m, 13506 m/sec, 12014535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 131/358 10/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 1756275 m, 13334 m/sec, 12489699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 136/358 11/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 1827487 m, 14242 m/sec, 12970364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 141/358 11/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 1906144 m, 15731 m/sec, 13480694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 146/358 12/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 1983607 m, 15492 m/sec, 13984003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 151/358 13/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 2062675 m, 15813 m/sec, 14497688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 156/358 14/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 2146123 m, 16689 m/sec, 15041394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 161/358 15/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 2231888 m, 17153 m/sec, 15597135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 166/358 16/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 2317150 m, 17052 m/sec, 16151861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 171/358 17/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 2395394 m, 15648 m/sec, 16660467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 176/358 17/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 2467761 m, 14473 m/sec, 17131906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 181/358 18/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 2540286 m, 14505 m/sec, 17602631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 186/358 19/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 2612678 m, 14478 m/sec, 18072700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 191/358 19/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 2681426 m, 13749 m/sec, 18516628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 196/358 20/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 2746448 m, 13004 m/sec, 18927477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 201/358 21/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 2812164 m, 13143 m/sec, 19343231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 206/358 22/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 2878477 m, 13262 m/sec, 19762766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 211/358 22/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 2945530 m, 13410 m/sec, 20186253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 216/358 23/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3013412 m, 13576 m/sec, 20615448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 221/358 24/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3081711 m, 13659 m/sec, 21048165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 226/358 25/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3150594 m, 13776 m/sec, 21483698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 231/358 26/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3220294 m, 13940 m/sec, 21924802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 236/358 27/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3278781 m, 11697 m/sec, 22295462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 241/358 28/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3353107 m, 14865 m/sec, 22766717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 246/358 29/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3407359 m, 10850 m/sec, 23220150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 251/358 29/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3408341 m, 196 m/sec, 23718861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 256/358 29/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3435146 m, 5361 m/sec, 24099009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 261/358 29/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3471290 m, 7228 m/sec, 24411777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 266/358 30/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3507989 m, 7339 m/sec, 24730011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 271/358 30/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3545546 m, 7511 m/sec, 25054982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 276/358 31/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3583720 m, 7634 m/sec, 25385228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 281/358 31/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3622630 m, 7782 m/sec, 25722338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 286/358 32/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3662567 m, 7987 m/sec, 26067421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 291/358 32/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3703471 m, 8180 m/sec, 26421782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 296/358 33/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3745493 m, 8404 m/sec, 26784856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 301/358 33/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3788763 m, 8654 m/sec, 27159160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 306/358 34/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3833196 m, 8886 m/sec, 27544128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 311/358 34/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3879060 m, 9172 m/sec, 27940634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 316/358 35/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3926180 m, 9424 m/sec, 28348462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 321/358 36/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 3974585 m, 9681 m/sec, 28767779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 326/358 36/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 4018589 m, 8800 m/sec, 29149425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 331/358 37/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 4062021 m, 8686 m/sec, 29524889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 336/358 37/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 4114814 m, 10558 m/sec, 29982422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 341/358 38/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 4161736 m, 9384 m/sec, 30435484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 346/358 38/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 4162633 m, 179 m/sec, 30890830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 351/358 38/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 4187138 m, 4901 m/sec, 31327569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 356/358 39/2000 AirplaneLD-PT-0500-CTLCardinality-2024-13 4231628 m, 8898 m/sec, 31658641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 44 (type EXCL) for AirplaneLD-PT-0500-CTLCardinality-2024-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 49 AirplaneLD-PT-0500-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 AirplaneLD-PT-0500-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 3225 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for AirplaneLD-PT-0500-CTLCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 5/403 1/5 AirplaneLD-PT-0500-CTLCardinality-2024-13 66244 m, -833076 m/sec, 461006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 10/403 2/5 AirplaneLD-PT-0500-CTLCardinality-2024-13 130008 m, 12752 m/sec, 916833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 15/403 2/5 AirplaneLD-PT-0500-CTLCardinality-2024-13 194183 m, 12835 m/sec, 1371297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 20/403 2/5 AirplaneLD-PT-0500-CTLCardinality-2024-13 257848 m, 12733 m/sec, 1827115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 25/403 3/5 AirplaneLD-PT-0500-CTLCardinality-2024-13 321780 m, 12786 m/sec, 2279503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 30/403 3/5 AirplaneLD-PT-0500-CTLCardinality-2024-13 383368 m, 12317 m/sec, 2715839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 35/403 3/5 AirplaneLD-PT-0500-CTLCardinality-2024-13 449420 m, 13210 m/sec, 3187959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 40/403 4/5 AirplaneLD-PT-0500-CTLCardinality-2024-13 515559 m, 13227 m/sec, 3658916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 45/403 4/5 AirplaneLD-PT-0500-CTLCardinality-2024-13 581343 m, 13156 m/sec, 4128689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 50/403 4/5 AirplaneLD-PT-0500-CTLCardinality-2024-13 647920 m, 13315 m/sec, 4597996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 55/403 4/5 AirplaneLD-PT-0500-CTLCardinality-2024-13 713870 m, 13190 m/sec, 5069484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 60/403 5/5 AirplaneLD-PT-0500-CTLCardinality-2024-13 780176 m, 13261 m/sec, 5541982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 65/403 5/5 AirplaneLD-PT-0500-CTLCardinality-2024-13 846252 m, 13215 m/sec, 6013260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 70/403 5/5 AirplaneLD-PT-0500-CTLCardinality-2024-13 912382 m, 13226 m/sec, 6483530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 44 (type EXCL) for AirplaneLD-PT-0500-CTLCardinality-2024-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 AirplaneLD-PT-0500-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for AirplaneLD-PT-0500-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 AirplaneLD-PT-0500-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 525 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for AirplaneLD-PT-0500-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 AirplaneLD-PT-0500-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 630 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for AirplaneLD-PT-0500-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 27
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 AirplaneLD-PT-0500-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 787 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for AirplaneLD-PT-0500-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 AirplaneLD-PT-0500-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 1050 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for AirplaneLD-PT-0500-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2005
[[35mlola[0m][I] fired transitions : 2004
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 AirplaneLD-PT-0500-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 1575 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 5/1575 1/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 67379 m, 13475 m/sec, 155083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 10/1575 1/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 135349 m, 13594 m/sec, 316500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 15/1575 2/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 203430 m, 13616 m/sec, 477975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 20/1575 2/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 272206 m, 13755 m/sec, 639024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 25/1575 3/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 343884 m, 14335 m/sec, 809775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 30/1575 3/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 416070 m, 14437 m/sec, 978042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 35/1575 4/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 488563 m, 14498 m/sec, 1146776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 40/1575 4/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 559938 m, 14275 m/sec, 1315571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 45/1575 5/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 631620 m, 14336 m/sec, 1486435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 50/1575 5/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 703807 m, 14437 m/sec, 1655106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 55/1575 6/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 775766 m, 14391 m/sec, 1823654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 60/1575 7/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 847673 m, 14381 m/sec, 1992134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 65/1575 7/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 918934 m, 14252 m/sec, 2162629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 70/1575 8/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 990367 m, 14286 m/sec, 2331102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 75/1575 8/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1062249 m, 14376 m/sec, 2499607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 80/1575 9/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1134966 m, 14543 m/sec, 2668128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 85/1575 10/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1205594 m, 14125 m/sec, 2835963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 90/1575 10/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1277142 m, 14309 m/sec, 3006327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 95/1575 11/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1348165 m, 14204 m/sec, 3173768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 100/1575 12/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1422159 m, 14798 m/sec, 3337476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 105/1575 13/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1507248 m, 17017 m/sec, 3485929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 110/1575 14/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1592165 m, 16983 m/sec, 3634539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 115/1575 14/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1676922 m, 16951 m/sec, 3782993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 120/1575 15/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1762675 m, 17150 m/sec, 3932330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 125/1575 16/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1814486 m, 10362 m/sec, 4054685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 130/1575 16/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1835007 m, 4104 m/sec, 4155206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 135/1575 17/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1855324 m, 4063 m/sec, 4255883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 140/1575 17/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1868726 m, 2680 m/sec, 4383445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 145/1575 17/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1892663 m, 4787 m/sec, 4526119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 150/1575 18/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1919324 m, 5332 m/sec, 4684545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 155/1575 18/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1947723 m, 5679 m/sec, 4853695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 160/1575 18/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 1976613 m, 5778 m/sec, 5026807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 165/1575 19/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2005271 m, 5731 m/sec, 5204855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 170/1575 19/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2011916 m, 1329 m/sec, 5373318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 175/1575 19/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2074085 m, 12433 m/sec, 5536726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 180/1575 20/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2137509 m, 12684 m/sec, 5700670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 185/1575 21/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2202367 m, 12971 m/sec, 5866535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 190/1575 21/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2265908 m, 12708 m/sec, 6033205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 195/1575 22/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2329437 m, 12705 m/sec, 6200362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 200/1575 23/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2394331 m, 12978 m/sec, 6368769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 205/1575 23/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2459276 m, 12989 m/sec, 6536883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 210/1575 24/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2524618 m, 13068 m/sec, 6700306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 215/1575 25/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2593820 m, 13840 m/sec, 6847267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 220/1575 26/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2662138 m, 13663 m/sec, 6994093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 225/1575 26/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2730674 m, 13707 m/sec, 7141199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 230/1575 27/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2799857 m, 13836 m/sec, 7288138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 235/1575 28/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2863331 m, 12694 m/sec, 7434835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 240/1575 28/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2886731 m, 4680 m/sec, 7577600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 245/1575 28/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2910134 m, 4680 m/sec, 7721230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 250/1575 29/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2934230 m, 4819 m/sec, 7865435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 255/1575 29/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2957637 m, 4681 m/sec, 8009707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 260/1575 29/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 2981734 m, 4819 m/sec, 8154772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 265/1575 30/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3005305 m, 4714 m/sec, 8300158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 270/1575 30/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3029251 m, 4789 m/sec, 8446128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 275/1575 30/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3053354 m, 4820 m/sec, 8592195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 280/1575 31/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3077460 m, 4821 m/sec, 8738989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 285/1575 31/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3102007 m, 4909 m/sec, 8886812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 290/1575 31/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3126374 m, 4873 m/sec, 9035218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 295/1575 32/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3151128 m, 4950 m/sec, 9184814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 300/1575 32/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3175703 m, 4915 m/sec, 9336949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 305/1575 32/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3200971 m, 5053 m/sec, 9490552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 310/1575 32/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3210207 m, 1847 m/sec, 9636132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 315/1575 33/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3213519 m, 662 m/sec, 9786423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 320/1575 33/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3215911 m, 478 m/sec, 9930724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 325/1575 33/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3268522 m, 10522 m/sec, 10127535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 330/1575 34/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3327851 m, 11865 m/sec, 10344522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 335/1575 34/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3375230 m, 9475 m/sec, 10553659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 340/1575 35/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3398941 m, 4742 m/sec, 10734992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 345/1575 35/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3423479 m, 4907 m/sec, 10921006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 350/1575 35/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3448327 m, 4969 m/sec, 11110849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 355/1575 35/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3473927 m, 5120 m/sec, 11306153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 360/1575 36/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3500186 m, 5251 m/sec, 11506769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 365/1575 36/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3516365 m, 3235 m/sec, 11697061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 370/1575 36/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3549217 m, 6570 m/sec, 11864083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 375/1575 37/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3620024 m, 14161 m/sec, 12030161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 380/1575 37/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3690250 m, 14045 m/sec, 12195493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 385/1575 38/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3758605 m, 13671 m/sec, 12358420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 390/1575 38/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3827282 m, 13735 m/sec, 12520688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 395/1575 39/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3896936 m, 13930 m/sec, 12684425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 400/1575 39/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 3965605 m, 13733 m/sec, 12844768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 405/1575 40/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 4035769 m, 14032 m/sec, 13007435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 410/1575 40/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 4104038 m, 13653 m/sec, 13170250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 415/1575 41/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 4172607 m, 13713 m/sec, 13333286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 420/1575 41/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 4241213 m, 13721 m/sec, 13495647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 425/1575 42/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 4310564 m, 13870 m/sec, 13658334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 430/1575 42/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 4379607 m, 13808 m/sec, 13819215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 435/1575 43/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 4449276 m, 13933 m/sec, 13981831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 440/1575 43/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 4517428 m, 13630 m/sec, 14144496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 445/1575 44/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 4586367 m, 13787 m/sec, 14307162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 450/1575 45/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 4654773 m, 13681 m/sec, 14469736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 455/1575 45/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 4723645 m, 13774 m/sec, 14630604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 460/1575 46/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 4793605 m, 13992 m/sec, 14792555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 465/1575 47/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 4862143 m, 13707 m/sec, 14955404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 470/1575 47/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 4931450 m, 13861 m/sec, 15115466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 475/1575 48/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5012821 m, 16274 m/sec, 15257627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 480/1575 49/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5093937 m, 16223 m/sec, 15400116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 485/1575 50/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5175496 m, 16311 m/sec, 15542027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 490/1575 51/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5256425 m, 16185 m/sec, 15684266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 495/1575 52/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5326225 m, 13960 m/sec, 15818032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 500/1575 52/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5346103 m, 3975 m/sec, 15915110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 505/1575 52/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5366679 m, 4115 m/sec, 16015713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 510/1575 52/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5378964 m, 2457 m/sec, 16130745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 515/1575 53/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5404416 m, 5090 m/sec, 16282017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 520/1575 53/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5430388 m, 5194 m/sec, 16437219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 525/1575 53/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5457143 m, 5351 m/sec, 16597269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 530/1575 54/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5485319 m, 5635 m/sec, 16764721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 535/1575 54/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5514226 m, 5781 m/sec, 16938087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 540/1575 54/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5525498 m, 2254 m/sec, 17110009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 545/1575 55/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5569818 m, 8864 m/sec, 17269492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 550/1575 55/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5631105 m, 12257 m/sec, 17431181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 555/1575 56/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5693540 m, 12487 m/sec, 17591971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 560/1575 56/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5755375 m, 12367 m/sec, 17753638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 565/1575 57/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5817935 m, 12512 m/sec, 17916313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 570/1575 58/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5880504 m, 12513 m/sec, 18078176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 575/1575 58/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 5943318 m, 12562 m/sec, 18241929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 580/1575 59/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6006278 m, 12592 m/sec, 18405647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 585/1575 60/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6071787 m, 13101 m/sec, 18555207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 590/1575 60/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6138090 m, 13260 m/sec, 18697467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 595/1575 61/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6204440 m, 13270 m/sec, 18839787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 600/1575 62/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6270625 m, 13237 m/sec, 18981896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 605/1575 63/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6336891 m, 13253 m/sec, 19124108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 610/1575 63/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6386613 m, 9944 m/sec, 19263085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 615/1575 64/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6408559 m, 4389 m/sec, 19396490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 620/1575 64/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6430509 m, 4390 m/sec, 19530133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 625/1575 64/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6452458 m, 4389 m/sec, 19664274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 630/1575 64/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6474412 m, 4390 m/sec, 19798925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 635/1575 65/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6496759 m, 4469 m/sec, 19933982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 640/1575 65/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6519009 m, 4450 m/sec, 20069008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 645/1575 65/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6541647 m, 4527 m/sec, 20205940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 650/1575 66/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6564321 m, 4534 m/sec, 20345412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 655/1575 66/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6587685 m, 4672 m/sec, 20487189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 660/1575 66/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6611378 m, 4738 m/sec, 20632265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 665/1575 66/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6635825 m, 4889 m/sec, 20779321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 670/1575 67/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6659911 m, 4817 m/sec, 20928914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 675/1575 67/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6684464 m, 4910 m/sec, 21078037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 680/1575 67/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6709001 m, 4907 m/sec, 21229646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 685/1575 68/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6726134 m, 3426 m/sec, 21374790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 690/1575 68/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6729410 m, 655 m/sec, 21525662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 695/1575 68/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6732755 m, 669 m/sec, 21678020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 700/1575 68/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6765096 m, 6468 m/sec, 21844233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 705/1575 69/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6820224 m, 11025 m/sec, 22046617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 710/1575 69/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6878878 m, 11730 m/sec, 22261578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 715/1575 70/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6903392 m, 4902 m/sec, 22430920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 720/1575 70/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6925654 m, 4452 m/sec, 22600906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 725/1575 70/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6948966 m, 4662 m/sec, 22777642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 730/1575 70/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6972922 m, 4791 m/sec, 22961110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 735/1575 71/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 6998041 m, 5023 m/sec, 23151667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 740/1575 71/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7023431 m, 5078 m/sec, 23346900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 745/1575 71/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7034143 m, 2142 m/sec, 23526132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 750/1575 71/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7079144 m, 9000 m/sec, 23686891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 755/1575 72/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7147311 m, 13633 m/sec, 23849471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 760/1575 72/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7216769 m, 13891 m/sec, 24011599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 765/1575 73/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7286144 m, 13875 m/sec, 24172977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 770/1575 73/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7355578 m, 13886 m/sec, 24335791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 775/1575 74/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7423707 m, 13625 m/sec, 24498428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 780/1575 74/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7492998 m, 13858 m/sec, 24661550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 785/1575 75/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7561313 m, 13663 m/sec, 24824504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 790/1575 75/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7630646 m, 13866 m/sec, 24986255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 795/1575 76/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7700146 m, 13900 m/sec, 25147759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 800/1575 76/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7769474 m, 13865 m/sec, 25310688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 805/1575 77/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7837649 m, 13635 m/sec, 25473383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 810/1575 77/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7906244 m, 13719 m/sec, 25635574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 815/1575 78/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 7975313 m, 13813 m/sec, 25798531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 820/1575 79/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8043982 m, 13733 m/sec, 25958789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 825/1575 79/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8113848 m, 13973 m/sec, 26121157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 830/1575 80/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8181591 m, 13548 m/sec, 26283297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 835/1575 80/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8250593 m, 13800 m/sec, 26446036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 840/1575 81/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8319147 m, 13710 m/sec, 26608808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 845/1575 82/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8387989 m, 13768 m/sec, 26769584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 850/1575 82/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8460031 m, 14408 m/sec, 26927412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 855/1575 83/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8541181 m, 16230 m/sec, 27069799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 860/1575 84/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8622988 m, 16361 m/sec, 27212196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 865/1575 85/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8703880 m, 16178 m/sec, 27354209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 870/1575 86/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8785476 m, 16319 m/sec, 27497338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 875/1575 87/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8846125 m, 12129 m/sec, 27624141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 880/1575 87/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8866007 m, 3976 m/sec, 27721223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 885/1575 87/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8886754 m, 4149 m/sec, 27822827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 890/1575 87/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8899401 m, 2529 m/sec, 27943724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 895/1575 88/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8924810 m, 5081 m/sec, 28095370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 900/1575 88/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8950898 m, 5217 m/sec, 28250726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 905/1575 88/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 8978094 m, 5439 m/sec, 28411765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 910/1575 89/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9006273 m, 5635 m/sec, 28579723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 915/1575 89/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9035144 m, 5774 m/sec, 28753885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 920/1575 89/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9043010 m, 1573 m/sec, 28925075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 925/1575 90/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9094054 m, 10208 m/sec, 29082954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 930/1575 90/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9156988 m, 12586 m/sec, 29243283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 935/1575 91/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9218358 m, 12274 m/sec, 29405716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 940/1575 92/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9281111 m, 12550 m/sec, 29566776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 945/1575 92/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9342962 m, 12370 m/sec, 29729178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 950/1575 93/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9406109 m, 12629 m/sec, 29891897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 955/1575 94/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9468458 m, 12469 m/sec, 30055318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 960/1575 94/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9532207 m, 12749 m/sec, 30218429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 965/1575 95/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9596961 m, 12950 m/sec, 30365221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 970/1575 96/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9663612 m, 13330 m/sec, 30507429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 975/1575 96/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9730263 m, 13330 m/sec, 30650137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 980/1575 97/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9796914 m, 13330 m/sec, 30792345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 985/1575 98/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9863565 m, 13330 m/sec, 30934553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 990/1575 98/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9906462 m, 8579 m/sec, 31072121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 995/1575 99/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9928406 m, 4388 m/sec, 31204760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1000/1575 99/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9949733 m, 4265 m/sec, 31337603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1005/1575 99/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9971605 m, 4374 m/sec, 31470243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1010/1575 99/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 9993547 m, 4388 m/sec, 31602874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1015/1575 100/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10015499 m, 4390 m/sec, 31737022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1020/1575 100/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10037535 m, 4407 m/sec, 31872180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1025/1575 100/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10060099 m, 4512 m/sec, 32008108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1030/1575 101/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10082761 m, 4532 m/sec, 32147070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1035/1575 101/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10106123 m, 4672 m/sec, 32288830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1040/1575 101/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10130186 m, 4812 m/sec, 32433395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1045/1575 102/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10154219 m, 4806 m/sec, 32579918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1050/1575 102/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10178341 m, 4824 m/sec, 32729055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1055/1575 102/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10202882 m, 4908 m/sec, 32878168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1060/1575 102/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10227419 m, 4907 m/sec, 33030093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1065/1575 103/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10243376 m, 3191 m/sec, 33175727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1070/1575 103/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10246654 m, 655 m/sec, 33327402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1075/1575 103/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10249870 m, 643 m/sec, 33479355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1080/1575 103/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10285682 m, 7162 m/sec, 33648968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1085/1575 104/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10341319 m, 11127 m/sec, 33852878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1090/1575 104/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10400250 m, 11786 m/sec, 34069180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1095/1575 105/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10422062 m, 4362 m/sec, 34234977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1100/1575 105/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10444489 m, 4485 m/sec, 34406786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1105/1575 105/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10467820 m, 4666 m/sec, 34584677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1110/1575 105/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10492358 m, 4907 m/sec, 34770593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1115/1575 106/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10517507 m, 5029 m/sec, 34962240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1120/1575 106/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10543053 m, 5109 m/sec, 35158752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1125/1575 106/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10551493 m, 1688 m/sec, 35334558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1130/1575 107/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10601697 m, 10040 m/sec, 35493292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1135/1575 107/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10670966 m, 13853 m/sec, 35655890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1140/1575 107/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10740007 m, 13808 m/sec, 35816182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1145/1575 108/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10808482 m, 13695 m/sec, 35977850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1150/1575 108/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10876751 m, 13653 m/sec, 36139660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1155/1575 109/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 10945005 m, 13650 m/sec, 36302032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1160/1575 109/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 11013672 m, 13733 m/sec, 36461285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1165/1575 110/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 11082807 m, 13827 m/sec, 36623214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1170/1575 110/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 11150506 m, 13539 m/sec, 36785298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1175/1575 111/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 11219049 m, 13708 m/sec, 36947429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1180/1575 111/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 11287945 m, 13779 m/sec, 37108629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1185/1575 112/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 11357501 m, 13911 m/sec, 37269554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1190/1575 113/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 11425510 m, 13601 m/sec, 37431535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1195/1575 113/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 11494337 m, 13765 m/sec, 37594068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1200/1575 114/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 11562502 m, 13633 m/sec, 37756823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1205/1575 114/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 11631461 m, 13791 m/sec, 37917451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1210/1575 115/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 11701333 m, 13974 m/sec, 38078827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1215/1575 116/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 11769250 m, 13583 m/sec, 38241191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1220/1575 116/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 11837866 m, 13723 m/sec, 38403438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1225/1575 117/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 11906334 m, 13693 m/sec, 38566094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1230/1575 117/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 11978024 m, 14338 m/sec, 38721571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1235/1575 118/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12059766 m, 16348 m/sec, 38864394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1240/1575 119/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12141228 m, 16292 m/sec, 39006676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1245/1575 120/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12222254 m, 16205 m/sec, 39149045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1250/1575 121/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12303834 m, 16316 m/sec, 39290984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1255/1575 122/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12363351 m, 11903 m/sec, 39417176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1260/1575 122/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12383230 m, 3975 m/sec, 39514627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1265/1575 122/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12403977 m, 4149 m/sec, 39615861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1270/1575 123/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12416030 m, 2410 m/sec, 39732927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1275/1575 123/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12441177 m, 5029 m/sec, 39882323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1280/1575 123/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12466932 m, 5151 m/sec, 40035833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1285/1575 123/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12493684 m, 5350 m/sec, 40196281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1290/1575 124/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12520992 m, 5461 m/sec, 40358871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1295/1575 124/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12550059 m, 5813 m/sec, 40532286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1300/1575 124/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12559741 m, 1936 m/sec, 40704285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1305/1575 125/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12607210 m, 9493 m/sec, 40863438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1310/1575 125/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12668999 m, 12357 m/sec, 41024297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1315/1575 126/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12730809 m, 12362 m/sec, 41186757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1320/1575 127/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12794271 m, 12692 m/sec, 41348267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1325/1575 127/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12855909 m, 12327 m/sec, 41512008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1330/1575 128/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12919546 m, 12727 m/sec, 41673742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1335/1575 129/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 12981636 m, 12418 m/sec, 41838064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1340/1575 129/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13045120 m, 12696 m/sec, 42002109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1345/1575 130/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13110471 m, 13070 m/sec, 42150534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1350/1575 131/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13177124 m, 13330 m/sec, 42293449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1355/1575 131/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13243776 m, 13330 m/sec, 42436158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1360/1575 132/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13310428 m, 13330 m/sec, 42578867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1365/1575 133/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13377079 m, 13330 m/sec, 42721074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1370/1575 134/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13422768 m, 9137 m/sec, 42859334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1375/1575 134/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13444715 m, 4389 m/sec, 42992881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1380/1575 134/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13466664 m, 4389 m/sec, 43126616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1385/1575 134/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13488615 m, 4390 m/sec, 43260759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1390/1575 135/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13510567 m, 4390 m/sec, 43395405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1395/1575 135/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13532632 m, 4413 m/sec, 43530599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1400/1575 135/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13555167 m, 4507 m/sec, 43665993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1405/1575 135/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13577820 m, 4530 m/sec, 43803443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1410/1575 136/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13600480 m, 4532 m/sec, 43942696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1415/1575 136/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13623844 m, 4672 m/sec, 44084660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1420/1575 136/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13647630 m, 4757 m/sec, 44229372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1425/1575 137/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13671984 m, 4870 m/sec, 44376806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1430/1575 137/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13696252 m, 4853 m/sec, 44526535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1435/1575 137/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13720613 m, 4872 m/sec, 44676916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1440/1575 138/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13745836 m, 5044 m/sec, 44829405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1445/1575 138/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13760553 m, 2943 m/sec, 44975790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1450/1575 138/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13763839 m, 657 m/sec, 45128629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1455/1575 138/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13766912 m, 614 m/sec, 45282220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1460/1575 138/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13806691 m, 7955 m/sec, 45455967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1465/1575 139/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13862993 m, 11260 m/sec, 45661873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1470/1575 139/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13919083 m, 11218 m/sec, 45875042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1475/1575 140/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13941200 m, 4423 m/sec, 46043094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1480/1575 140/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13963925 m, 4545 m/sec, 46216269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1485/1575 140/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 13987550 m, 4725 m/sec, 46396345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1490/1575 141/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 14012102 m, 4910 m/sec, 46583422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1495/1575 141/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 14037556 m, 5090 m/sec, 46777943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1500/1575 141/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 14063669 m, 5222 m/sec, 46977610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1505/1575 141/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 14069038 m, 1073 m/sec, 47152008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1510/1575 142/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 14130715 m, 12335 m/sec, 47309323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1515/1575 142/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 14199022 m, 13661 m/sec, 47472187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1520/1575 143/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 14267553 m, 13706 m/sec, 47635178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1525/1575 143/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 14336155 m, 13720 m/sec, 47797531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1530/1575 144/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 14405472 m, 13863 m/sec, 47960108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1535/1575 144/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 14474552 m, 13816 m/sec, 48120835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1540/1575 145/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 14544232 m, 13936 m/sec, 48283732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1990 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1545/1575 145/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 14612450 m, 13643 m/sec, 48446483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1995 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0500-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1550/1575 146/2000 AirplaneLD-PT-0500-CTLCardinality-2024-06 14681459 m, 13801 m/sec, 48609244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2000 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-02: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0500-CTLCardinality-2024-10: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0500-CTLCardinality-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-0500"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is AirplaneLD-PT-0500, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620119000281"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-0500.tgz
mv AirplaneLD-PT-0500 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;