About the Execution of LoLA for AirplaneLD-PT-0050
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
812.111 | 35910.00 | 36735.00 | 152.40 | TFTTTFTTFFTTTTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620119000257.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is AirplaneLD-PT-0050, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620119000257
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 42K Apr 12 03:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 202K Apr 12 03:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 22K Apr 12 03:29 CTLFireability.txt
-rw-r--r-- 1 mcc users 143K Apr 12 03:29 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 31K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 93K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 16K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 72K Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 31K Apr 12 03:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 132K Apr 12 03:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 62K Apr 12 03:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 391K Apr 12 03:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.9K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 219K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-00
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-01
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-02
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-03
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-04
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-05
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-06
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-07
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-08
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-09
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-10
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-11
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-12
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-13
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-14
FORMULA_NAME AirplaneLD-PT-0050-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717181504291
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0050-CTLCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-12: DISJ true LTL model checker[0m
[[35mlola[0m] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 36 secs. Pages in use: 17
BK_STOP 1717181540201
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 15 AirplaneLD-PT-0050-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for AirplaneLD-PT-0050-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 AirplaneLD-PT-0050-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 AirplaneLD-PT-0050-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] planning for AirplaneLD-PT-0050-CTLCardinality-2024-05 stopped (result already fixed).
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 AirplaneLD-PT-0050-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for AirplaneLD-PT-0050-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for AirplaneLD-PT-0050-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for AirplaneLD-PT-0050-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 41 AirplaneLD-PT-0050-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/SRCH) for AirplaneLD-PT-0050-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 AirplaneLD-PT-0050-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for AirplaneLD-PT-0050-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/SRCH) for 44 AirplaneLD-PT-0050-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 AirplaneLD-PT-0050-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 AirplaneLD-PT-0050-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 52 (type CNST) for 51 AirplaneLD-PT-0050-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 52 (type CNST) for AirplaneLD-PT-0050-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for AirplaneLD-PT-0050-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for AirplaneLD-PT-0050-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/SRCH) for AirplaneLD-PT-0050-CTLCardinality-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 AirplaneLD-PT-0050-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for AirplaneLD-PT-0050-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/SRCH) for 44 AirplaneLD-PT-0050-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/SRCH) for AirplaneLD-PT-0050-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-31 18:51:46] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 30 AirplaneLD-PT-0050-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for AirplaneLD-PT-0050-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 30 AirplaneLD-PT-0050-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for AirplaneLD-PT-0050-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 171
[[35mlola[0m][I] fired transitions : 341
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 AirplaneLD-PT-0050-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0050-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0050-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0050-CTLCardinality-2024-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0050-CTLCardinality-2024-12: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0050-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-0050-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 5/599 2/2000 AirplaneLD-PT-0050-CTLCardinality-2024-15 272923 m, 54584 m/sec, 2112583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for AirplaneLD-PT-0050-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 494347
[[35mlola[0m][I] fired transitions : 3799277
[[35mlola[0m][I] time used : 9
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 AirplaneLD-PT-0050-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 717 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for AirplaneLD-PT-0050-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 36
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 44 AirplaneLD-PT-0050-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 897 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for AirplaneLD-PT-0050-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 205
[[35mlola[0m][I] fired transitions : 204
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 AirplaneLD-PT-0050-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 1196 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for AirplaneLD-PT-0050-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 205
[[35mlola[0m][I] fired transitions : 204
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 AirplaneLD-PT-0050-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 1794 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for AirplaneLD-PT-0050-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 AirplaneLD-PT-0050-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 3589 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-12: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0050-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 1/3589 2/2000 AirplaneLD-PT-0050-CTLCardinality-2024-07 245904 m, 49180 m/sec, 571929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-12: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0050-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 6/3589 8/2000 AirplaneLD-PT-0050-CTLCardinality-2024-07 1736125 m, 298044 m/sec, 3340872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-12: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0050-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 11/3589 10/2000 AirplaneLD-PT-0050-CTLCardinality-2024-07 2191008 m, 90976 m/sec, 5322041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-12: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0050-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 16/3589 13/2000 AirplaneLD-PT-0050-CTLCardinality-2024-07 2854948 m, 132788 m/sec, 7141196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-12: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-0050-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-0050-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-0050-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 21/3589 16/2000 AirplaneLD-PT-0050-CTLCardinality-2024-07 3702886 m, 169587 m/sec, 9480161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for AirplaneLD-PT-0050-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3940515
[[35mlola[0m][I] fired transitions : 11705420
[[35mlola[0m][I] time used : 25
[[35mlola[0m][I] memory pages used : 17
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-0050"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is AirplaneLD-PT-0050, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620119000257"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-0050.tgz
mv AirplaneLD-PT-0050 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;