About the Execution of LoLA for AirplaneLD-COL-4000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.283 | 515336.00 | 1602470.00 | 2294.30 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620118900235.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is AirplaneLD-COL-4000, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620118900235
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 6.9K Apr 12 09:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Apr 12 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Apr 12 06:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Apr 12 06:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 16:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 126K Apr 12 16:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Apr 12 13:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Apr 12 13:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 620K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-00
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-01
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-02
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-03
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-04
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-05
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-06
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-07
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-08
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-09
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-10
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-11
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-12
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-13
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-14
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717179987162
BK_STOP 1717180502498
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 27 (type SKEL/CNST) for 23 AirplaneLD-COL-4000-LTLCardinality-05
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 74 (type SKEL/FNDP) for 9 AirplaneLD-COL-4000-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type SKEL/EQUN) for 9 AirplaneLD-COL-4000-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/SRCH) for 9 AirplaneLD-COL-4000-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 27 (type SKEL/CNST) for AirplaneLD-COL-4000-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 74 (type FNDP) for AirplaneLD-COL-4000-LTLCardinality-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 75 (type EQUN) for AirplaneLD-COL-4000-LTLCardinality-03 (obsolete)
[[35mlola[0m][I] FINISHED task # 74 (type SKEL/FNDP) for AirplaneLD-COL-4000-LTLCardinality-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 24987
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 75 (type SKEL/EQUN) for AirplaneLD-COL-4000-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Places: 28019, Transitions: 32008
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 9 AirplaneLD-COL-4000-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for AirplaneLD-COL-4000-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 AirplaneLD-COL-4000-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for AirplaneLD-COL-4000-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 39 (type CNST) for 36 AirplaneLD-COL-4000-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 41 (type CNST) for 36 AirplaneLD-COL-4000-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 39 (type CNST) for AirplaneLD-COL-4000-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 43 AirplaneLD-COL-4000-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][W] CANCELED task # 41 (type CNST) for AirplaneLD-COL-4000-LTLCardinality-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 41 (type CNST) for AirplaneLD-COL-4000-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 54 (type CNST) for 49 AirplaneLD-COL-4000-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for AirplaneLD-COL-4000-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 54 (type CNST) for AirplaneLD-COL-4000-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 64 (type CNST) for 59 AirplaneLD-COL-4000-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 64 (type CNST) for AirplaneLD-COL-4000-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 AirplaneLD-COL-4000-LTLCardinality-01
[[35mlola[0m][I] time limit : 124 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1/124 1/2000 AirplaneLD-COL-4000-LTLCardinality-01 1639 m, 327 m/sec, 3617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 6/124 1/2000 AirplaneLD-COL-4000-LTLCardinality-01 13784 m, 2429 m/sec, 30665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 11/124 2/2000 AirplaneLD-COL-4000-LTLCardinality-01 25029 m, 2249 m/sec, 55704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 16/124 2/2000 AirplaneLD-COL-4000-LTLCardinality-01 34613 m, 1916 m/sec, 77024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 21/124 2/2000 AirplaneLD-COL-4000-LTLCardinality-01 42795 m, 1636 m/sec, 95252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 26/124 3/2000 AirplaneLD-COL-4000-LTLCardinality-01 49580 m, 1357 m/sec, 110359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 31/124 3/2000 AirplaneLD-COL-4000-LTLCardinality-01 55682 m, 1220 m/sec, 123938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 36/124 3/2000 AirplaneLD-COL-4000-LTLCardinality-01 61863 m, 1236 m/sec, 137708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 41/124 3/2000 AirplaneLD-COL-4000-LTLCardinality-01 67399 m, 1107 m/sec, 150029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 46/124 4/2000 AirplaneLD-COL-4000-LTLCardinality-01 72287 m, 977 m/sec, 160907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 51/124 4/2000 AirplaneLD-COL-4000-LTLCardinality-01 77032 m, 949 m/sec, 171479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 56/124 4/2000 AirplaneLD-COL-4000-LTLCardinality-01 81090 m, 811 m/sec, 180501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 61/124 4/2000 AirplaneLD-COL-4000-LTLCardinality-01 84337 m, 649 m/sec, 187748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 66/124 4/2000 AirplaneLD-COL-4000-LTLCardinality-01 86808 m, 494 m/sec, 196453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 71/124 4/2000 AirplaneLD-COL-4000-LTLCardinality-01 89226 m, 483 m/sec, 204595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 76/124 4/2000 AirplaneLD-COL-4000-LTLCardinality-01 92711 m, 697 m/sec, 210743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 81/124 5/2000 AirplaneLD-COL-4000-LTLCardinality-01 96160 m, 689 m/sec, 216831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 86/124 5/2000 AirplaneLD-COL-4000-LTLCardinality-01 99732 m, 714 m/sec, 223133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 91/124 5/2000 AirplaneLD-COL-4000-LTLCardinality-01 103210 m, 695 m/sec, 229270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 96/124 5/2000 AirplaneLD-COL-4000-LTLCardinality-01 106966 m, 751 m/sec, 235899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 101/124 5/2000 AirplaneLD-COL-4000-LTLCardinality-01 110759 m, 758 m/sec, 242592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 106/124 6/2000 AirplaneLD-COL-4000-LTLCardinality-01 114464 m, 741 m/sec, 249131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 111/124 6/2000 AirplaneLD-COL-4000-LTLCardinality-01 118522 m, 811 m/sec, 256293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 116/124 6/2000 AirplaneLD-COL-4000-LTLCardinality-01 121098 m, 515 m/sec, 260840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 121/124 6/2000 AirplaneLD-COL-4000-LTLCardinality-01 121949 m, 170 m/sec, 268351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for AirplaneLD-COL-4000-LTLCardinality-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 0 0 0 1 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 AirplaneLD-COL-4000-LTLCardinality-04
[[35mlola[0m][I] time limit : 124 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 AirplaneLD-COL-4000-LTLCardinality-01
[[35mlola[0m][I] time limit : 3105 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 4/3105 1/5 AirplaneLD-COL-4000-LTLCardinality-01 3731 m, -23643 m/sec, 8286 t fired, .
[[35mlola[0m][.] 21 LTL EXCL 5/119 1/2000 AirplaneLD-COL-4000-LTLCardinality-04 1611 m, 322 m/sec, 3209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-4000-LTLCardinality-06: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-4000-LTLCardinality-09: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-10: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/3105 1/5 AirplaneLD-COL-4000-LTLCardinality-01 7902 m, 834 m/sec, 17572 t fired, .
[[35mlola[0m][.] 21 LTL EXCL 11/119 1/2000 AirplaneLD-COL-4000-LTLCardinality-04 3322 m, 342 m/sec, 6630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-4000"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is AirplaneLD-COL-4000, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620118900235"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-4000.tgz
mv AirplaneLD-COL-4000 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;