About the Execution of LoLA for AirplaneLD-COL-2000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 13066.472 | 567126.00 | 862978.00 | 1651.10 | FFFFFFFFFFF?FFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620118900228.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is AirplaneLD-COL-2000, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620118900228
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 792K
-rw-r--r-- 1 mcc users 8.5K Apr 12 06:02 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K Apr 12 06:02 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Apr 12 04:39 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Apr 12 04:39 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 09:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 139K Apr 12 09:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Apr 12 08:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 60K Apr 12 08:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 328K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-00
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-01
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-02
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-03
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-04
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-05
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-06
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-07
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-08
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-09
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-10
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-11
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-12
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-13
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-14
FORMULA_NAME AirplaneLD-COL-2000-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717179312297
FORMULA AirplaneLD-COL-2000-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[33mAirplaneLD-COL-2000-LTLFireability-11: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mAirplaneLD-COL-2000-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 566 secs. Pages in use: 40
BK_STOP 1717179879423
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/CNST) for 0 AirplaneLD-COL-2000-LTLFireability-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/CNST) for AirplaneLD-COL-2000-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Places: 14019, Transitions: 16008
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-31 18:15:48] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 29 AirplaneLD-COL-2000-LTLFireability-07
[[35mlola[0m][I] time limit : 195 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 62 (type FNDP) for 29 AirplaneLD-COL-2000-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 29 AirplaneLD-COL-2000-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-07: CONJ 0 0 3 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EF FNDP 0/3515 0/5 AirplaneLD-COL-2000-LTLFireability-07 --
[[35mlola[0m][.] 63 EF STEQ 0/3515 0/5 AirplaneLD-COL-2000-LTLFireability-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 64 EF EXCL 0/195 1/2000 AirplaneLD-COL-2000-LTLFireability-07 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for AirplaneLD-COL-2000-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 62 (type FNDP) for AirplaneLD-COL-2000-LTLFireability-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for AirplaneLD-COL-2000-LTLFireability-07 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 62 (type FNDP) for AirplaneLD-COL-2000-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 5
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 AirplaneLD-COL-2000-LTLFireability-05
[[35mlola[0m][I] time limit : 218 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 2/218 1/2000 AirplaneLD-COL-2000-LTLFireability-05 162 m, 32 m/sec, 161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 7/218 1/2000 AirplaneLD-COL-2000-LTLFireability-05 622 m, 92 m/sec, 621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 16 AirplaneLD-COL-2000-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 16 AirplaneLD-COL-2000-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-04: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 12/218 1/2000 AirplaneLD-COL-2000-LTLFireability-05 2097 m, 295 m/sec, 2096 t fired, .
[[35mlola[0m][.] 66 EF FNDP 4/3494 0/5 AirplaneLD-COL-2000-LTLFireability-04 --
[[35mlola[0m][.] 67 EF STEQ 4/3494 0/5 AirplaneLD-COL-2000-LTLFireability-04 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for AirplaneLD-COL-2000-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 8
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for AirplaneLD-COL-2000-LTLFireability-04 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 17/250 1/2000 AirplaneLD-COL-2000-LTLFireability-05 3799 m, 340 m/sec, 3798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 22/250 1/2000 AirplaneLD-COL-2000-LTLFireability-05 4608 m, 161 m/sec, 4607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 27/250 1/2000 AirplaneLD-COL-2000-LTLFireability-05 5083 m, 95 m/sec, 5082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 32/250 1/2000 AirplaneLD-COL-2000-LTLFireability-05 5277 m, 38 m/sec, 5276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 37/250 1/2000 AirplaneLD-COL-2000-LTLFireability-05 5871 m, 118 m/sec, 5870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 42/250 1/2000 AirplaneLD-COL-2000-LTLFireability-05 7108 m, 247 m/sec, 7107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 47/250 1/2000 AirplaneLD-COL-2000-LTLFireability-05 9577 m, 493 m/sec, 9576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for AirplaneLD-COL-2000-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14800
[[35mlola[0m][I] fired transitions : 14800
[[35mlola[0m][I] time used : 49
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 AirplaneLD-COL-2000-LTLFireability-14
[[35mlola[0m][I] time limit : 265 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for AirplaneLD-COL-2000-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 AirplaneLD-COL-2000-LTLFireability-13
[[35mlola[0m][I] time limit : 287 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for AirplaneLD-COL-2000-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 AirplaneLD-COL-2000-LTLFireability-12
[[35mlola[0m][I] time limit : 313 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for AirplaneLD-COL-2000-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 53
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 AirplaneLD-COL-2000-LTLFireability-11
[[35mlola[0m][I] time limit : 345 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 2/345 1/2000 AirplaneLD-COL-2000-LTLFireability-11 12220 m, 2444 m/sec, 21636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for AirplaneLD-COL-2000-LTLFireability-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 7/345 2/2000 AirplaneLD-COL-2000-LTLFireability-11 34387 m, 4433 m/sec, 60294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for AirplaneLD-COL-2000-LTLFireability-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] findlow criterion satisfied
[[35mlola[0m][I] Time for checking findlow: 158
[[35mlola[0m][I] LAUNCH task # 74 (type SKEL/SRCH) for 26 AirplaneLD-COL-2000-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type SKEL/SRCH) for AirplaneLD-COL-2000-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 12/383 3/2000 AirplaneLD-COL-2000-LTLFireability-11 54423 m, 4007 m/sec, 96530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 17/383 4/2000 AirplaneLD-COL-2000-LTLFireability-11 61205 m, 1356 m/sec, 135989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 22/383 4/2000 AirplaneLD-COL-2000-LTLFireability-11 75474 m, 2853 m/sec, 166917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 27/383 5/2000 AirplaneLD-COL-2000-LTLFireability-11 84637 m, 1832 m/sec, 204221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 32/383 6/2000 AirplaneLD-COL-2000-LTLFireability-11 97029 m, 2478 m/sec, 235951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 37/383 6/2000 AirplaneLD-COL-2000-LTLFireability-11 109964 m, 2587 m/sec, 266166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 42/383 7/2000 AirplaneLD-COL-2000-LTLFireability-11 119603 m, 1927 m/sec, 302729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 47/383 7/2000 AirplaneLD-COL-2000-LTLFireability-11 130703 m, 2220 m/sec, 337447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 52/383 7/2000 AirplaneLD-COL-2000-LTLFireability-11 139508 m, 1761 m/sec, 374360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 57/383 8/2000 AirplaneLD-COL-2000-LTLFireability-11 157473 m, 3593 m/sec, 405800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 62/383 8/2000 AirplaneLD-COL-2000-LTLFireability-11 171588 m, 2823 m/sec, 432368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 67/383 9/2000 AirplaneLD-COL-2000-LTLFireability-11 186274 m, 2937 m/sec, 457900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 72/383 9/2000 AirplaneLD-COL-2000-LTLFireability-11 195804 m, 1906 m/sec, 491713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 77/383 10/2000 AirplaneLD-COL-2000-LTLFireability-11 206547 m, 2148 m/sec, 525035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 82/383 10/2000 AirplaneLD-COL-2000-LTLFireability-11 217226 m, 2135 m/sec, 559085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 87/383 10/2000 AirplaneLD-COL-2000-LTLFireability-11 231288 m, 2812 m/sec, 591256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 92/383 11/2000 AirplaneLD-COL-2000-LTLFireability-11 241490 m, 2040 m/sec, 625187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 97/383 11/2000 AirplaneLD-COL-2000-LTLFireability-11 252669 m, 2235 m/sec, 660167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 102/383 12/2000 AirplaneLD-COL-2000-LTLFireability-11 263200 m, 2106 m/sec, 693447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 107/383 12/2000 AirplaneLD-COL-2000-LTLFireability-11 271924 m, 1744 m/sec, 735294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 112/383 12/2000 AirplaneLD-COL-2000-LTLFireability-11 290371 m, 3689 m/sec, 768491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 117/383 13/2000 AirplaneLD-COL-2000-LTLFireability-11 305017 m, 2929 m/sec, 793873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 122/383 13/2000 AirplaneLD-COL-2000-LTLFireability-11 318884 m, 2773 m/sec, 820334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 127/383 14/2000 AirplaneLD-COL-2000-LTLFireability-11 329850 m, 2193 m/sec, 852155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 132/383 14/2000 AirplaneLD-COL-2000-LTLFireability-11 339527 m, 1935 m/sec, 886965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 137/383 14/2000 AirplaneLD-COL-2000-LTLFireability-11 351361 m, 2366 m/sec, 920175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 142/383 15/2000 AirplaneLD-COL-2000-LTLFireability-11 364004 m, 2528 m/sec, 952467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 147/383 15/2000 AirplaneLD-COL-2000-LTLFireability-11 374841 m, 2167 m/sec, 987860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 152/383 16/2000 AirplaneLD-COL-2000-LTLFireability-11 386839 m, 2399 m/sec, 1021314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 157/383 16/2000 AirplaneLD-COL-2000-LTLFireability-11 397022 m, 2036 m/sec, 1054845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 162/383 16/2000 AirplaneLD-COL-2000-LTLFireability-11 405885 m, 1772 m/sec, 1093872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 167/383 17/2000 AirplaneLD-COL-2000-LTLFireability-11 423072 m, 3437 m/sec, 1130606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 172/383 17/2000 AirplaneLD-COL-2000-LTLFireability-11 437802 m, 2946 m/sec, 1156373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 177/383 18/2000 AirplaneLD-COL-2000-LTLFireability-11 451744 m, 2788 m/sec, 1182866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 182/383 18/2000 AirplaneLD-COL-2000-LTLFireability-11 464324 m, 2516 m/sec, 1213549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 187/383 18/2000 AirplaneLD-COL-2000-LTLFireability-11 473136 m, 1762 m/sec, 1249449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 192/383 19/2000 AirplaneLD-COL-2000-LTLFireability-11 485700 m, 2512 m/sec, 1281503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 197/383 19/2000 AirplaneLD-COL-2000-LTLFireability-11 496838 m, 2227 m/sec, 1315176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 202/383 20/2000 AirplaneLD-COL-2000-LTLFireability-11 508454 m, 2323 m/sec, 1350185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 207/383 20/2000 AirplaneLD-COL-2000-LTLFireability-11 521098 m, 2528 m/sec, 1382133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 212/383 20/2000 AirplaneLD-COL-2000-LTLFireability-11 531019 m, 1984 m/sec, 1416766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 217/383 21/2000 AirplaneLD-COL-2000-LTLFireability-11 540608 m, 1917 m/sec, 1454822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 222/383 21/2000 AirplaneLD-COL-2000-LTLFireability-11 555780 m, 3034 m/sec, 1492812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 227/383 22/2000 AirplaneLD-COL-2000-LTLFireability-11 571647 m, 3173 m/sec, 1520680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 232/383 22/2000 AirplaneLD-COL-2000-LTLFireability-11 585561 m, 2782 m/sec, 1547404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 237/383 23/2000 AirplaneLD-COL-2000-LTLFireability-11 600363 m, 2960 m/sec, 1575487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 242/383 23/2000 AirplaneLD-COL-2000-LTLFireability-11 607501 m, 1427 m/sec, 1612474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 247/383 23/2000 AirplaneLD-COL-2000-LTLFireability-11 621605 m, 2820 m/sec, 1643063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 252/383 24/2000 AirplaneLD-COL-2000-LTLFireability-11 630061 m, 1691 m/sec, 1678531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 257/383 24/2000 AirplaneLD-COL-2000-LTLFireability-11 642256 m, 2439 m/sec, 1712241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 262/383 25/2000 AirplaneLD-COL-2000-LTLFireability-11 656399 m, 2828 m/sec, 1742920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 267/383 25/2000 AirplaneLD-COL-2000-LTLFireability-11 665207 m, 1761 m/sec, 1779262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 272/383 25/2000 AirplaneLD-COL-2000-LTLFireability-11 675641 m, 2086 m/sec, 1816785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 277/383 26/2000 AirplaneLD-COL-2000-LTLFireability-11 688138 m, 2499 m/sec, 1854490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 282/383 26/2000 AirplaneLD-COL-2000-LTLFireability-11 705592 m, 3490 m/sec, 1884941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 287/383 26/2000 AirplaneLD-COL-2000-LTLFireability-11 720008 m, 2883 m/sec, 1912827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 292/383 27/2000 AirplaneLD-COL-2000-LTLFireability-11 736404 m, 3279 m/sec, 1940936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 297/383 27/2000 AirplaneLD-COL-2000-LTLFireability-11 743008 m, 1320 m/sec, 1979450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 302/383 28/2000 AirplaneLD-COL-2000-LTLFireability-11 757702 m, 2938 m/sec, 2012095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 307/383 28/2000 AirplaneLD-COL-2000-LTLFireability-11 767544 m, 1968 m/sec, 2048987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 312/383 29/2000 AirplaneLD-COL-2000-LTLFireability-11 779868 m, 2464 m/sec, 2084288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 317/383 29/2000 AirplaneLD-COL-2000-LTLFireability-11 793180 m, 2662 m/sec, 2116984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 322/383 29/2000 AirplaneLD-COL-2000-LTLFireability-11 802855 m, 1935 m/sec, 2152134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 327/383 30/2000 AirplaneLD-COL-2000-LTLFireability-11 812690 m, 1967 m/sec, 2191238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 332/383 30/2000 AirplaneLD-COL-2000-LTLFireability-11 828451 m, 3152 m/sec, 2229922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 337/383 31/2000 AirplaneLD-COL-2000-LTLFireability-11 843303 m, 2970 m/sec, 2256042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 342/383 31/2000 AirplaneLD-COL-2000-LTLFireability-11 855913 m, 2522 m/sec, 2280690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 347/383 32/2000 AirplaneLD-COL-2000-LTLFireability-11 871638 m, 3145 m/sec, 2306303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 352/383 32/2000 AirplaneLD-COL-2000-LTLFireability-11 877199 m, 1112 m/sec, 2343803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 357/383 32/2000 AirplaneLD-COL-2000-LTLFireability-11 890709 m, 2702 m/sec, 2373212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 362/383 33/2000 AirplaneLD-COL-2000-LTLFireability-11 899859 m, 1830 m/sec, 2410830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 367/383 33/2000 AirplaneLD-COL-2000-LTLFireability-11 913275 m, 2683 m/sec, 2441190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 372/383 33/2000 AirplaneLD-COL-2000-LTLFireability-11 924923 m, 2329 m/sec, 2471909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 377/383 34/2000 AirplaneLD-COL-2000-LTLFireability-11 935635 m, 2142 m/sec, 2510407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 382/383 34/2000 AirplaneLD-COL-2000-LTLFireability-11 946949 m, 2262 m/sec, 2546883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 46 (type EXCL) for AirplaneLD-COL-2000-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 AirplaneLD-COL-2000-LTLFireability-10
[[35mlola[0m][I] time limit : 383 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 AirplaneLD-COL-2000-LTLFireability-11
[[35mlola[0m][I] time limit : 3065 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for AirplaneLD-COL-2000-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 5/383 2/5 AirplaneLD-COL-2000-LTLFireability-11 25273 m, -184335 m/sec, 44469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 10/383 3/5 AirplaneLD-COL-2000-LTLFireability-11 48011 m, 4547 m/sec, 86292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 15/383 3/5 AirplaneLD-COL-2000-LTLFireability-11 59765 m, 2350 m/sec, 129572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 20/383 4/5 AirplaneLD-COL-2000-LTLFireability-11 74765 m, 3000 m/sec, 165501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 25/383 5/5 AirplaneLD-COL-2000-LTLFireability-11 86057 m, 2258 m/sec, 206587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 46 (type EXCL) for AirplaneLD-COL-2000-LTLFireability-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-00: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 AirplaneLD-COL-2000-LTLFireability-09
[[35mlola[0m][I] time limit : 433 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for AirplaneLD-COL-2000-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1054
[[35mlola[0m][I] fired transitions : 1054
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 AirplaneLD-COL-2000-LTLFireability-08
[[35mlola[0m][I] time limit : 505 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for AirplaneLD-COL-2000-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 AirplaneLD-COL-2000-LTLFireability-06
[[35mlola[0m][I] time limit : 606 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for AirplaneLD-COL-2000-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 AirplaneLD-COL-2000-LTLFireability-01
[[35mlola[0m][I] time limit : 758 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for AirplaneLD-COL-2000-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 AirplaneLD-COL-2000-LTLFireability-15
[[35mlola[0m][I] time limit : 1011 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for AirplaneLD-COL-2000-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 AirplaneLD-COL-2000-LTLFireability-02
[[35mlola[0m][I] time limit : 1517 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for AirplaneLD-COL-2000-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 AirplaneLD-COL-2000-LTLFireability-03
[[35mlola[0m][I] time limit : 3034 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for AirplaneLD-COL-2000-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open tasks 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-2000"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is AirplaneLD-COL-2000, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620118900228"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-2000.tgz
mv AirplaneLD-COL-2000 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;