About the Execution of LoLA for AirplaneLD-COL-2000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7621.523 | 125731.00 | 387301.00 | 157.60 | FTTFFTFFFTTTFTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620118900227.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is AirplaneLD-COL-2000, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620118900227
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 792K
-rw-r--r-- 1 mcc users 8.5K Apr 12 06:02 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K Apr 12 06:02 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Apr 12 04:39 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Apr 12 04:39 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 09:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 139K Apr 12 09:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Apr 12 08:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 60K Apr 12 08:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 328K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-00
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-01
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-02
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-03
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-04
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-05
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-06
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-07
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-08
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-09
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-10
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-11
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-12
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-13
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-14
FORMULA_NAME AirplaneLD-COL-2000-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717179174120
FORMULA AirplaneLD-COL-2000-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m] [1m[32mAirplaneLD-COL-2000-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m] [1m[32mAirplaneLD-COL-2000-LTLCardinality-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mAirplaneLD-COL-2000-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m] [1m[32mAirplaneLD-COL-2000-LTLCardinality-10: LTL true skeleton: LTL model checker[0m
[[35mlola[0m] [1m[32mAirplaneLD-COL-2000-LTLCardinality-11: CONJ true CONJ[0m
[[35mlola[0m] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m] [1m[32mAirplaneLD-COL-2000-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m] [1m[32mAirplaneLD-COL-2000-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 125 secs. Pages in use: 4
BK_STOP 1717179299851
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Places: 14019, Transitions: 16008
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-09: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type SKEL/CNST) for 24 AirplaneLD-COL-2000-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 28 (type SKEL/CNST) for AirplaneLD-COL-2000-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-09: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-09: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-09: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-09: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 AirplaneLD-COL-2000-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 AirplaneLD-COL-2000-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for AirplaneLD-COL-2000-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 AirplaneLD-COL-2000-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for AirplaneLD-COL-2000-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for AirplaneLD-COL-2000-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 33 (type CNST) for 24 AirplaneLD-COL-2000-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 33 (type CNST) for AirplaneLD-COL-2000-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 36 (type CNST) for 35 AirplaneLD-COL-2000-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 49 (type CNST) for 48 AirplaneLD-COL-2000-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 36 (type CNST) for AirplaneLD-COL-2000-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 55 (type CNST) for 54 AirplaneLD-COL-2000-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 49 (type CNST) for AirplaneLD-COL-2000-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 55 (type CNST) for AirplaneLD-COL-2000-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 AirplaneLD-COL-2000-LTLCardinality-13
[[35mlola[0m][I] time limit : 160 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 2/160 1/2000 AirplaneLD-COL-2000-LTLCardinality-13 1094 m, 218 m/sec, 2535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 7/160 1/2000 AirplaneLD-COL-2000-LTLCardinality-13 5309 m, 843 m/sec, 12372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 12/160 1/2000 AirplaneLD-COL-2000-LTLCardinality-13 8617 m, 661 m/sec, 20091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 17/160 1/2000 AirplaneLD-COL-2000-LTLCardinality-13 12094 m, 695 m/sec, 28206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 22/160 2/2000 AirplaneLD-COL-2000-LTLCardinality-13 15157 m, 612 m/sec, 35350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 27/160 2/2000 AirplaneLD-COL-2000-LTLCardinality-13 17518 m, 472 m/sec, 40859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-13: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 32/160 2/2000 AirplaneLD-COL-2000-LTLCardinality-13 20069 m, 510 m/sec, 46812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] findlow criterion satisfied
[[35mlola[0m][I] Time for checking findlow: 113
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 15 AirplaneLD-COL-2000-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 3 AirplaneLD-COL-2000-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/SRCH) for 6 AirplaneLD-COL-2000-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for AirplaneLD-COL-2000-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/SRCH) for 41 AirplaneLD-COL-2000-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/SRCH) for AirplaneLD-COL-2000-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 199
[[35mlola[0m][I] fired transitions : 539
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/SRCH) for 38 AirplaneLD-COL-2000-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/SRCH) for AirplaneLD-COL-2000-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 47
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 24 AirplaneLD-COL-2000-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for AirplaneLD-COL-2000-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 9 AirplaneLD-COL-2000-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 77 (type SKEL/SRCH) for AirplaneLD-COL-2000-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/SRCH) for 12 AirplaneLD-COL-2000-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/SRCH) for AirplaneLD-COL-2000-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/SRCH) for 57 AirplaneLD-COL-2000-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/SRCH) for AirplaneLD-COL-2000-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 79 (type SKEL/SRCH) for 41 AirplaneLD-COL-2000-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/SRCH) for AirplaneLD-COL-2000-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/SRCH) for 51 AirplaneLD-COL-2000-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/SRCH) for AirplaneLD-COL-2000-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 122
[[35mlola[0m][I] fired transitions : 206
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/SRCH) for AirplaneLD-COL-2000-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 29
[[35mlola[0m][I] fired transitions : 64
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 52 (type EXCL) for AirplaneLD-COL-2000-LTLCardinality-13 (obsolete)
[[35mlola[0m][I] FINISHED task # 79 (type SKEL/SRCH) for AirplaneLD-COL-2000-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-31 18:14:48] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-10: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 1 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0002 ***] [2024-05-31 18:14:52] [status_logger] string pointer is null
[[35mlola[0m][I] planning for AirplaneLD-COL-2000-LTLCardinality-10 stopped (result already fixed).
[[35mlola[0m][I] planning for AirplaneLD-COL-2000-LTLCardinality-02 stopped (result already fixed).
[*** LOG ERROR #0004 ***] [2024-05-31 18:14:53] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-06: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-07: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-09: F true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-10: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-11: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-LTLCardinality-12: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-14: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-LTLCardinality-08: CONJ 0 0 0 0 1 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 AirplaneLD-COL-2000-LTLCardinality-04
[[35mlola[0m][I] time limit : 1159 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for AirplaneLD-COL-2000-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2839
[[35mlola[0m][I] fired transitions : 2839
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 AirplaneLD-COL-2000-LTLCardinality-03
[[35mlola[0m][I] time limit : 1737 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for AirplaneLD-COL-2000-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 24 AirplaneLD-COL-2000-LTLCardinality-08
[[35mlola[0m][I] time limit : 3475 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for AirplaneLD-COL-2000-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-2000"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is AirplaneLD-COL-2000, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620118900227"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-2000.tgz
mv AirplaneLD-COL-2000 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;