About the Execution of LoLA for AirplaneLD-COL-2000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 14421.647 | 3600000.00 | 3308740.00 | 11704.70 | ??TTTFT??F?F?F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620118900225.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is AirplaneLD-COL-2000, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620118900225
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 792K
-rw-r--r-- 1 mcc users 8.5K Apr 12 06:02 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K Apr 12 06:02 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Apr 12 04:39 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Apr 12 04:39 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 09:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 139K Apr 12 09:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Apr 12 08:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 60K Apr 12 08:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 328K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-00
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-01
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-02
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-03
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-04
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-05
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-06
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-07
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-08
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-09
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-10
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-11
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-12
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-13
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-14
FORMULA_NAME AirplaneLD-COL-2000-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717175551182
FORMULA AirplaneLD-COL-2000-CTLCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-CTLCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-CTLCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-CTLCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-CTLCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-CTLCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-CTLCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-2000-CTLCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 8 (type SKEL/CNST) for 6 AirplaneLD-COL-2000-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 29 (type SKEL/CNST) for 27 AirplaneLD-COL-2000-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 29 (type SKEL/CNST) for AirplaneLD-COL-2000-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 8 (type SKEL/CNST) for AirplaneLD-COL-2000-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 51 (type SKEL/EQUN) for 39 AirplaneLD-COL-2000-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 49 (type SKEL/SRCH) for 39 AirplaneLD-COL-2000-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 49 (type SKEL/SRCH) for AirplaneLD-COL-2000-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 51 (type EQUN) for AirplaneLD-COL-2000-CTLCardinality-2024-13 (obsolete)
[[35mlola[0m][I] FINISHED task # 51 (type SKEL/EQUN) for AirplaneLD-COL-2000-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Places: 14019, Transitions: 16008
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] findlow criterion satisfied
[[35mlola[0m][I] Time for checking findlow: 66
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 1 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 1 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF 1 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/EQUN) for 9 AirplaneLD-COL-2000-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/EQUN) for 9 AirplaneLD-COL-2000-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type SKEL/SRCH) for 9 AirplaneLD-COL-2000-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 AirplaneLD-COL-2000-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 AirplaneLD-COL-2000-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for AirplaneLD-COL-2000-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 AirplaneLD-COL-2000-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 AirplaneLD-COL-2000-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for AirplaneLD-COL-2000-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 54 (type SRCH) for AirplaneLD-COL-2000-CTLCardinality-2024-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 57 (type EQUN) for AirplaneLD-COL-2000-CTLCardinality-2024-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 59 (type EQUN) for AirplaneLD-COL-2000-CTLCardinality-2024-03 (obsolete)
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for AirplaneLD-COL-2000-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 54 (type SKEL/SRCH) for AirplaneLD-COL-2000-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for AirplaneLD-COL-2000-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 59 (type SKEL/EQUN) for AirplaneLD-COL-2000-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 AirplaneLD-COL-2000-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for AirplaneLD-COL-2000-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/EQUN) for AirplaneLD-COL-2000-CTLCardinality-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-31 17:14:11] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-01: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 AirplaneLD-COL-2000-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 435 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for AirplaneLD-COL-2000-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2255
[[35mlola[0m][I] fired transitions : 3444
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 AirplaneLD-COL-2000-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 492 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 5/492 2/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 19596 m, 3919 m/sec, 31147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 10/492 3/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 29882 m, 2057 m/sec, 54244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 15/492 4/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 40934 m, 2210 m/sec, 86794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 20/492 5/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 53008 m, 2414 m/sec, 113135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 25/492 6/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 63777 m, 2153 m/sec, 147291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 30/492 7/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 77486 m, 2741 m/sec, 182496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 35/492 8/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 93496 m, 3202 m/sec, 206230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 40/492 9/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 101813 m, 1663 m/sec, 233508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 45/492 9/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 112488 m, 2135 m/sec, 261603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 50/492 10/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 124897 m, 2481 m/sec, 292011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 55/492 11/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 134262 m, 1873 m/sec, 325822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 60/492 11/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 152151 m, 3577 m/sec, 360687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 65/492 12/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 164717 m, 2513 m/sec, 384473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 70/492 13/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 175202 m, 2097 m/sec, 415382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 75/492 13/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 185612 m, 2082 m/sec, 441289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 80/492 14/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 197043 m, 2286 m/sec, 475025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 85/492 15/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 208328 m, 2257 m/sec, 510600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 90/492 16/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 226107 m, 3555 m/sec, 538171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 95/492 16/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 235985 m, 1975 m/sec, 564892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 100/492 17/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 245490 m, 1901 m/sec, 594427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 105/492 18/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 260547 m, 3011 m/sec, 624173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 110/492 18/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 269454 m, 1781 m/sec, 659334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 115/492 19/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 286023 m, 3313 m/sec, 693423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 120/492 20/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 300180 m, 2831 m/sec, 716263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 125/492 21/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 310828 m, 2129 m/sec, 747498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 130/492 21/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 320594 m, 1953 m/sec, 772913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 135/492 22/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 331757 m, 2232 m/sec, 807098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 140/492 23/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 340985 m, 1845 m/sec, 841481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 145/492 23/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 359639 m, 3730 m/sec, 871215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 150/492 24/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 369982 m, 2068 m/sec, 896650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 155/492 25/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 381529 m, 2309 m/sec, 928885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 160/492 26/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 394743 m, 2642 m/sec, 956541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 165/492 26/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 405451 m, 2141 m/sec, 992147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 170/492 27/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 419589 m, 2827 m/sec, 1025695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 175/492 28/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 436219 m, 3326 m/sec, 1049513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 180/492 28/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 444664 m, 1689 m/sec, 1079146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 185/492 29/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 455743 m, 2215 m/sec, 1105697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 190/492 30/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 465852 m, 2021 m/sec, 1136965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 195/492 30/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 475661 m, 1961 m/sec, 1173784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 200/492 31/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 493913 m, 3650 m/sec, 1204104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 205/492 32/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 506021 m, 2421 m/sec, 1228310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 210/492 33/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 515949 m, 1985 m/sec, 1259922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 215/492 33/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 528139 m, 2438 m/sec, 1287307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 220/492 34/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 539168 m, 2205 m/sec, 1321233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 225/492 35/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 552732 m, 2712 m/sec, 1357317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 230/492 36/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 569761 m, 3405 m/sec, 1382569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 235/492 36/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 578415 m, 1730 m/sec, 1410620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 240/492 37/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 589935 m, 2304 m/sec, 1439098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 245/492 38/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 600980 m, 2209 m/sec, 1468085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 250/492 38/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 610402 m, 1884 m/sec, 1502011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 255/492 39/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 628319 m, 3583 m/sec, 1536920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 260/492 40/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 640893 m, 2514 m/sec, 1560734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 265/492 41/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 651338 m, 2089 m/sec, 1591563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 270/492 41/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 661778 m, 2088 m/sec, 1617556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 275/492 42/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 673254 m, 2295 m/sec, 1651424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 280/492 43/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 684717 m, 2292 m/sec, 1687171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 285/492 44/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 702636 m, 3583 m/sec, 1714826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 290/492 44/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 712406 m, 1954 m/sec, 1741926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 295/492 45/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 722303 m, 1979 m/sec, 1771481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 300/492 46/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 736687 m, 2876 m/sec, 1800996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 305/492 47/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 746174 m, 1897 m/sec, 1837263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 310/492 48/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 763042 m, 3373 m/sec, 1870959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 315/492 49/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 776320 m, 2655 m/sec, 1894375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 320/492 49/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 786968 m, 2129 m/sec, 1924703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 325/492 50/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 796734 m, 1953 m/sec, 1951270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 330/492 51/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 808461 m, 2345 m/sec, 1984979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 335/492 52/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 818302 m, 1968 m/sec, 2019473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 340/492 52/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 837065 m, 3752 m/sec, 2048946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 345/492 53/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 847281 m, 2043 m/sec, 2075106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 350/492 54/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 857670 m, 2077 m/sec, 2105815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 355/492 55/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 872603 m, 2986 m/sec, 2136169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 360/492 56/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 881591 m, 1797 m/sec, 2169756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 365/492 56/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 897633 m, 3208 m/sec, 2204796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 370/492 57/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 912360 m, 2945 m/sec, 2228506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 375/492 58/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 923008 m, 2129 m/sec, 2259741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 380/492 59/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 932774 m, 1953 m/sec, 2285082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 385/492 60/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 943680 m, 2181 m/sec, 2318573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 390/492 60/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 952723 m, 1808 m/sec, 2353047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 395/492 61/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 971505 m, 3756 m/sec, 2383081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 400/492 62/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 982162 m, 2131 m/sec, 2408358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 405/492 63/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 993709 m, 2309 m/sec, 2441128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 410/492 64/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1006912 m, 2640 m/sec, 2468760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 415/492 64/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1017631 m, 2143 m/sec, 2504390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 420/492 65/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1032043 m, 2882 m/sec, 2538357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 425/492 66/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1048399 m, 3271 m/sec, 2562432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 430/492 67/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1057467 m, 1813 m/sec, 2592634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 435/492 67/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1067923 m, 2091 m/sec, 2619655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 440/492 68/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1078806 m, 2176 m/sec, 2651232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 445/492 69/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1088323 m, 1903 m/sec, 2688433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 450/492 70/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1106093 m, 3554 m/sec, 2717280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 455/492 71/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1118202 m, 2421 m/sec, 2742676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 460/492 71/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1129278 m, 2215 m/sec, 2775322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 465/492 72/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1141670 m, 2478 m/sec, 2802251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 470/492 73/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1152693 m, 2204 m/sec, 2837510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 475/492 74/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1166817 m, 2824 m/sec, 2872475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 480/492 75/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1184439 m, 3524 m/sec, 2897810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 485/492 75/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1192420 m, 1596 m/sec, 2926514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 490/492 76/2000 AirplaneLD-COL-2000-CTLCardinality-2024-08 1203963 m, 2308 m/sec, 2953189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 25 (type EXCL) for AirplaneLD-COL-2000-CTLCardinality-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 AirplaneLD-COL-2000-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 492 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 AirplaneLD-COL-2000-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 2955 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 5/2955 2/5 AirplaneLD-COL-2000-CTLCardinality-2024-08 23031 m, -236186 m/sec, 35269 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 5/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 10/2955 4/5 AirplaneLD-COL-2000-CTLCardinality-2024-08 32932 m, 1980 m/sec, 63758 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 10/422 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 15/2955 5/5 AirplaneLD-COL-2000-CTLCardinality-2024-08 42789 m, 1971 m/sec, 91897 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 15/422 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 25 (type EXCL) for AirplaneLD-COL-2000-CTLCardinality-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 20/422 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 25/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 30/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 35/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 40/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 45/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 50/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 55/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 60/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 65/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 70/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 75/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 80/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 85/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 90/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 95/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 100/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 105/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 110/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 115/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 120/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 125/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 130/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 135/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 140/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 145/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 150/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 155/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 160/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 165/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 170/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 175/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 180/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 185/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 190/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 195/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 200/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 205/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 210/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 215/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 220/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 225/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 230/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 235/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 240/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 245/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 250/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 255/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 260/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 265/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 270/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 275/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 280/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 285/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 290/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 295/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 300/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 305/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 310/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 315/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 320/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 325/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 330/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 335/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 340/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 345/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 350/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 355/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 360/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 365/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 370/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 375/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 380/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 385/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 390/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 395/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 400/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 405/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 410/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 415/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 420/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 425/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 430/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 435/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 440/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 445/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 450/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 455/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 460/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 465/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 470/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 475/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 480/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 485/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 490/492 1/2000 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 46 (type EXCL) for AirplaneLD-COL-2000-CTLCardinality-2024-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 AirplaneLD-COL-2000-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 492 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 AirplaneLD-COL-2000-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 2460 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for AirplaneLD-COL-2000-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 5/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 10/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 15/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 20/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 25/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 30/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 35/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 40/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 45/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 50/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 55/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 60/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 65/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 70/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 75/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 80/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 85/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 90/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 95/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 100/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 105/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 110/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 115/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 120/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 125/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 130/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 135/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 140/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 145/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 150/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 155/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 160/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 165/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 170/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 175/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 180/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 185/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 190/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 195/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 200/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 205/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 210/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 215/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 220/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 225/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 230/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 235/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 240/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 245/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 250/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 255/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 260/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 265/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 270/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 275/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 280/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 285/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 290/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 295/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 300/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 305/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 310/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 315/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 320/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 325/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 330/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 335/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 340/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 345/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 350/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 355/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 360/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 365/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 370/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 375/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 380/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 385/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 390/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 395/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 400/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 405/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 410/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 415/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 420/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 425/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 430/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 435/492 1/5 AirplaneLD-COL-2000-CTLCardinality-2024-15 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for AirplaneLD-COL-2000-CTLCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 437
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 AirplaneLD-COL-2000-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 505 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 3/505 3/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 31317 m, 6263 m/sec, 37538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 8/505 5/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 64007 m, 6538 m/sec, 73399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 13/505 7/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 92685 m, 5735 m/sec, 108687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 18/505 8/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 121811 m, 5825 m/sec, 145813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 23/505 10/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 152256 m, 6089 m/sec, 184258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 28/505 12/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 182288 m, 6006 m/sec, 222290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 33/505 14/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 212145 m, 5971 m/sec, 258367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 38/505 16/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 244123 m, 6395 m/sec, 295235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 43/505 17/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 275287 m, 6232 m/sec, 331289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 48/505 19/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 305078 m, 5958 m/sec, 369080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 53/505 21/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 335353 m, 6055 m/sec, 407355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 58/505 23/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 366103 m, 6150 m/sec, 446105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 63/505 25/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 395556 m, 5890 m/sec, 483194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 68/505 27/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 426770 m, 6242 m/sec, 519938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 73/505 29/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 460104 m, 6666 m/sec, 557044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 78/505 31/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 489620 m, 5903 m/sec, 593622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 83/505 33/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 519903 m, 6056 m/sec, 631904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 88/505 35/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 550314 m, 6082 m/sec, 670316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 93/505 37/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 581086 m, 6154 m/sec, 709087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 98/505 39/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 610491 m, 5881 m/sec, 745382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 103/505 41/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 642822 m, 6466 m/sec, 782391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 108/505 43/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 675168 m, 6469 m/sec, 819170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 113/505 45/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 704167 m, 5799 m/sec, 856169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 118/505 47/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 734571 m, 6080 m/sec, 894573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 123/505 49/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 765059 m, 6097 m/sec, 933061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 128/505 51/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 795939 m, 6176 m/sec, 971941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 133/505 53/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 825610 m, 5934 m/sec, 1007878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 138/505 55/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 857848 m, 6447 m/sec, 1044960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 143/505 57/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 889592 m, 6348 m/sec, 1081594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 148/505 59/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 918976 m, 5876 m/sec, 1118978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 153/505 60/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 949330 m, 6070 m/sec, 1157332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 158/505 63/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 980082 m, 6150 m/sec, 1196084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 163/505 65/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1010264 m, 6036 m/sec, 1234266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 168/505 67/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1040426 m, 6032 m/sec, 1270648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 173/505 69/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1072601 m, 6435 m/sec, 1307713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 178/505 71/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1104306 m, 6341 m/sec, 1344307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 183/505 73/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1134133 m, 5965 m/sec, 1382135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 188/505 74/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1164115 m, 5996 m/sec, 1420117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 193/505 76/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1194305 m, 6038 m/sec, 1458307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 198/505 78/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1223737 m, 5886 m/sec, 1495357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 203/505 80/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1254975 m, 6247 m/sec, 1531032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 208/505 82/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1287801 m, 6565 m/sec, 1567803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 213/505 84/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1315955 m, 5630 m/sec, 1603957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 218/505 86/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1345987 m, 6006 m/sec, 1641989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 223/505 88/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1376522 m, 6107 m/sec, 1680524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 228/505 89/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1405473 m, 5790 m/sec, 1717475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 233/505 91/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1436031 m, 6111 m/sec, 1754252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 238/505 93/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1468358 m, 6465 m/sec, 1790237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 243/505 95/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1498448 m, 6018 m/sec, 1826450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 248/505 97/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1528192 m, 5948 m/sec, 1864194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 253/505 99/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1557975 m, 5956 m/sec, 1901977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 258/505 101/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1588671 m, 6139 m/sec, 1940672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 263/505 102/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1617428 m, 5751 m/sec, 1975650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 268/505 105/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1649577 m, 6429 m/sec, 2012688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 273/505 106/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1680365 m, 6157 m/sec, 2048367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 278/505 108/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1709669 m, 5860 m/sec, 2085671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 283/505 110/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1739655 m, 5997 m/sec, 2123657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 288/505 112/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1769623 m, 5993 m/sec, 2161625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 293/505 114/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1799228 m, 5921 m/sec, 2198412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 298/505 116/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1831119 m, 6378 m/sec, 2235244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 303/505 118/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1864360 m, 6648 m/sec, 2272362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 308/505 120/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1893195 m, 5767 m/sec, 2309197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 313/505 122/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1923596 m, 6080 m/sec, 2347598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 318/505 124/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1954239 m, 6128 m/sec, 2386241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 323/505 126/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 1985106 m, 6173 m/sec, 2425108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 328/505 128/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2014655 m, 5909 m/sec, 2461422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 333/505 130/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2047173 m, 6503 m/sec, 2498709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 338/505 132/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2079605 m, 6486 m/sec, 2535607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 343/505 134/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2108667 m, 5812 m/sec, 2572668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 348/505 136/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2139134 m, 6093 m/sec, 2611136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 353/505 138/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2169723 m, 6117 m/sec, 2649725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 358/505 140/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2200554 m, 6166 m/sec, 2688556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 363/505 142/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2230109 m, 5911 m/sec, 2724475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 368/505 144/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2262639 m, 6506 m/sec, 2761750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 373/505 146/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2294675 m, 6407 m/sec, 2798677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 378/505 148/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2324012 m, 5867 m/sec, 2836013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 383/505 150/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2354501 m, 6097 m/sec, 2874503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 388/505 152/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2385253 m, 6150 m/sec, 2913254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 393/505 154/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2416211 m, 6191 m/sec, 2952213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 398/505 156/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2446013 m, 5960 m/sec, 2988279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 403/505 158/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2478275 m, 6452 m/sec, 3025387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 408/505 161/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2510176 m, 6380 m/sec, 3062178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-06: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-09: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-13: EXEF false skeleton: state space /EXEF[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-2000-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 413/505 162/2000 AirplaneLD-COL-2000-CTLCardinality-2024-12 2535611 m, 5087 m/sec, 3098259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1990 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-02: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-03: AGAF true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-2000-CTLCardinality-2024-04: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-2000-CTLCardinality-2024-05: CTL false preprocessing[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-2000"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is AirplaneLD-COL-2000, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620118900225"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-2000.tgz
mv AirplaneLD-COL-2000 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;