About the Execution of LoLA for AirplaneLD-COL-1000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 8068.176 | 3600000.00 | 1329423.00 | 10167.20 | TT?????T?T?T???F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620118900217.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is AirplaneLD-COL-1000, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620118900217
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 632K
-rw-r--r-- 1 mcc users 9.1K Apr 12 04:38 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K Apr 12 04:38 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Apr 12 04:05 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K Apr 12 04:05 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.9K Apr 12 06:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 76K Apr 12 06:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 05:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Apr 12 05:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 181K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-00
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-01
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-02
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-03
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-04
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-05
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-06
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-07
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-08
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-09
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-10
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-11
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-12
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-13
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-14
FORMULA_NAME AirplaneLD-COL-1000-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717171917330
FORMULA AirplaneLD-COL-1000-CTLCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-1000-CTLCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-1000-CTLCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-1000-CTLCardinality-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-1000-CTLCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-1000-CTLCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/FNDP) for 53 AirplaneLD-COL-1000-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/EQUN) for 53 AirplaneLD-COL-1000-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/SRCH) for 53 AirplaneLD-COL-1000-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/SRCH) for AirplaneLD-COL-1000-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 69 (type FNDP) for AirplaneLD-COL-1000-CTLCardinality-2024-11 (obsolete)
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for AirplaneLD-COL-1000-CTLCardinality-2024-11 (obsolete)
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/FNDP) for AirplaneLD-COL-1000-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] Places: 7019, Transitions: 8008
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/EQUN) for AirplaneLD-COL-1000-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-01: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-01: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-01: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] findlow criterion satisfied
[[35mlola[0m][I] Time for checking findlow: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ 2 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-01: EG 1 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ 2 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-01: EG 1 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/SRCH) for 39 AirplaneLD-COL-1000-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 77 (type SKEL/SRCH) for AirplaneLD-COL-1000-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 93
[[35mlola[0m][I] fired transitions : 369
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 5 (type CNST) for 0 AirplaneLD-COL-1000-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 8 (type CNST) for 7 AirplaneLD-COL-1000-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 93 (type SKEL/EQUN) for 0 AirplaneLD-COL-1000-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 90 (type SKEL/EQUN) for 0 AirplaneLD-COL-1000-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 25 AirplaneLD-COL-1000-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 8 (type CNST) for AirplaneLD-COL-1000-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 5 (type CNST) for AirplaneLD-COL-1000-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 32 (type CNST) for 25 AirplaneLD-COL-1000-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][W] CANCELED task # 90 (type EQUN) for AirplaneLD-COL-1000-CTLCardinality-2024-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 85 (type SKEL/EQUN) for 25 AirplaneLD-COL-1000-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for AirplaneLD-COL-1000-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 32 (type CNST) for AirplaneLD-COL-1000-CTLCardinality-2024-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 85 (type EQUN) for AirplaneLD-COL-1000-CTLCardinality-2024-07 (obsolete)
[[35mlola[0m][I] LAUNCH task # 81 (type SKEL/SRCH) for 0 AirplaneLD-COL-1000-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type SKEL/SRCH) for AirplaneLD-COL-1000-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 23
[[35mlola[0m][I] fired transitions : 37
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 93 (type SKEL/EQUN) for AirplaneLD-COL-1000-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] FINISHED task # 85 (type SKEL/EQUN) for AirplaneLD-COL-1000-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 90 (type SKEL/EQUN) for AirplaneLD-COL-1000-CTLCardinality-2024-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 32 (type CNST) for AirplaneLD-COL-1000-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 39 AirplaneLD-COL-1000-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 48 (type CNST) for 39 AirplaneLD-COL-1000-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 66 (type CNST) for 65 AirplaneLD-COL-1000-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 66 (type CNST) for AirplaneLD-COL-1000-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 48 (type CNST) for AirplaneLD-COL-1000-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 46 (type CNST) for AirplaneLD-COL-1000-CTLCardinality-2024-09 (obsolete)
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for AirplaneLD-COL-1000-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[*** LOG ERROR #0001 ***] [2024-05-31 16:12:25] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 99 (type EXCL) for 53 AirplaneLD-COL-1000-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 324 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 97 (type FNDP) for 53 AirplaneLD-COL-1000-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 98 (type EQUN) for 53 AirplaneLD-COL-1000-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 99 (type EXCL) for AirplaneLD-COL-1000-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 97 (type FNDP) for AirplaneLD-COL-1000-CTLCardinality-2024-11 (obsolete)
[[35mlola[0m][W] CANCELED task # 98 (type EQUN) for AirplaneLD-COL-1000-CTLCardinality-2024-11 (obsolete)
[[35mlola[0m][I] FINISHED task # 97 (type FNDP) for AirplaneLD-COL-1000-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 98 (type EQUN) for AirplaneLD-COL-1000-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 AirplaneLD-COL-1000-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 1/356 1/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 13810 m, 2762 m/sec, 34778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 6/356 3/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 57469 m, 8731 m/sec, 185220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 11/356 5/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 101839 m, 8874 m/sec, 335851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 16/356 7/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 149173 m, 9466 m/sec, 487177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 21/356 9/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 193053 m, 8776 m/sec, 640293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 26/356 12/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 238079 m, 9005 m/sec, 792666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 31/356 14/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 285841 m, 9552 m/sec, 945645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 36/356 16/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 330173 m, 8866 m/sec, 1099066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 41/356 18/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 374776 m, 8920 m/sec, 1252454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 46/356 20/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 422714 m, 9587 m/sec, 1405312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 51/356 22/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 467849 m, 9027 m/sec, 1559179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 56/356 24/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 511642 m, 8758 m/sec, 1712824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 61/356 26/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 559456 m, 9562 m/sec, 1865378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 66/356 29/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 605352 m, 9179 m/sec, 2018874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 71/356 31/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 648966 m, 8722 m/sec, 2172088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 76/356 33/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 695982 m, 9403 m/sec, 2324479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 81/356 35/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 742362 m, 9276 m/sec, 2477385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 86/356 37/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 785837 m, 8695 m/sec, 2630263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 91/356 39/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 832431 m, 9318 m/sec, 2782562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 96/356 41/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 879110 m, 9335 m/sec, 2935259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 101/356 43/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 922271 m, 8632 m/sec, 3087383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 106/356 46/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 968567 m, 9259 m/sec, 3238703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 111/356 48/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1014821 m, 9250 m/sec, 3390635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 116/356 50/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1057904 m, 8616 m/sec, 3542568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 121/356 52/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1104402 m, 9299 m/sec, 3694193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 126/356 54/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1150376 m, 9194 m/sec, 3845636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 131/356 56/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1193478 m, 8620 m/sec, 3997612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 136/356 58/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1240292 m, 9362 m/sec, 4148761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 141/356 60/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1286235 m, 9188 m/sec, 4301365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 146/356 62/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1329729 m, 8698 m/sec, 4454291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 151/356 65/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1376616 m, 9377 m/sec, 4606200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 156/356 67/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1423031 m, 9283 m/sec, 4759358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 161/356 69/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1466569 m, 8707 m/sec, 4912386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 166/356 71/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1512883 m, 9262 m/sec, 5063913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 171/356 73/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1555080 m, 8439 m/sec, 5205482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 176/356 74/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1592499 m, 7483 m/sec, 5327744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 181/356 75/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1630078 m, 7515 m/sec, 5450393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 186/356 76/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1666301 m, 7244 m/sec, 5573732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 191/356 77/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1702204 m, 7180 m/sec, 5698564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 196/356 79/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1749012 m, 9361 m/sec, 5849299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 201/356 82/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1792451 m, 8687 m/sec, 6002091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 206/356 84/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1838133 m, 9136 m/sec, 6153573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 211/356 86/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1882427 m, 8858 m/sec, 6299133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 216/356 87/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1919814 m, 7477 m/sec, 6421820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 221/356 88/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1955854 m, 7208 m/sec, 6545504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 226/356 89/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 1991683 m, 7165 m/sec, 6669412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 231/356 90/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2027617 m, 7186 m/sec, 6793380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 236/356 92/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2065092 m, 7495 m/sec, 6915777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 241/356 93/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2102403 m, 7462 m/sec, 7037782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 246/356 94/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2139936 m, 7506 m/sec, 7160318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 251/356 95/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2176532 m, 7319 m/sec, 7283652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 256/356 96/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2212336 m, 7160 m/sec, 7407561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 261/356 98/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2247851 m, 7103 m/sec, 7531467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 266/356 99/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2285013 m, 7432 m/sec, 7654292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 271/356 100/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2322210 m, 7439 m/sec, 7776019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 276/356 101/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2359505 m, 7459 m/sec, 7897987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 281/356 103/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2396791 m, 7457 m/sec, 8020698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 286/356 104/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2432398 m, 7121 m/sec, 8143910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 291/356 105/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2468170 m, 7154 m/sec, 8267295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 296/356 106/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2504246 m, 7215 m/sec, 8391149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 301/356 107/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2541706 m, 7492 m/sec, 8513516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 306/356 109/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2578612 m, 7381 m/sec, 8634538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 311/356 110/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2615894 m, 7456 m/sec, 8756473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 316/356 111/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2652449 m, 7311 m/sec, 8879292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 321/356 112/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2688136 m, 7137 m/sec, 9002440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 326/356 113/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2723886 m, 7150 m/sec, 9125649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 331/356 115/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2760495 m, 7321 m/sec, 9249296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 336/356 117/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2798449 m, 7590 m/sec, 9368282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 341/356 117/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2821333 m, 4576 m/sec, 9452086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 346/356 119/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2851237 m, 5980 m/sec, 9551623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 351/356 120/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2873165 m, 4385 m/sec, 9633550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 356/356 121/2000 AirplaneLD-COL-1000-CTLCardinality-2024-02 2902579 m, 5882 m/sec, 9734132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 11 (type EXCL) for AirplaneLD-COL-1000-CTLCardinality-2024-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 AirplaneLD-COL-1000-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 355 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 AirplaneLD-COL-1000-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 3200 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for AirplaneLD-COL-1000-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 15005
[[35mlola[0m][I] fired transitions : 25008
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 5/355 2/5 AirplaneLD-COL-1000-CTLCardinality-2024-02 44329 m, -571650 m/sec, 137524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 10/355 5/5 AirplaneLD-COL-1000-CTLCardinality-2024-02 86931 m, 8520 m/sec, 288297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 11 (type EXCL) for AirplaneLD-COL-1000-CTLCardinality-2024-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 AirplaneLD-COL-1000-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for AirplaneLD-COL-1000-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 AirplaneLD-COL-1000-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 455 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for AirplaneLD-COL-1000-CTLCardinality-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 AirplaneLD-COL-1000-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 530 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for AirplaneLD-COL-1000-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 AirplaneLD-COL-1000-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 636 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for AirplaneLD-COL-1000-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 AirplaneLD-COL-1000-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 796 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for AirplaneLD-COL-1000-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 AirplaneLD-COL-1000-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 1061 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 4/1061 2/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 65457 m, 13091 m/sec, 65456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 9/1061 3/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 133014 m, 13511 m/sec, 133014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 14/1061 4/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 201535 m, 13704 m/sec, 202144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 19/1061 5/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 266577 m, 13008 m/sec, 268096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 24/1061 7/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 331110 m, 12906 m/sec, 333989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 29/1061 9/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 396953 m, 13168 m/sec, 402052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 34/1061 12/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 467204 m, 14050 m/sec, 476003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 39/1061 14/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 530066 m, 12572 m/sec, 542166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 44/1061 16/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 588762 m, 11739 m/sec, 603962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 49/1061 18/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 648255 m, 11898 m/sec, 667685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 54/1061 21/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 707562 m, 11861 m/sec, 731926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 59/1061 23/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 766778 m, 11843 m/sec, 796576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 64/1061 26/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 826824 m, 12009 m/sec, 863024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 69/1061 29/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 886811 m, 11997 m/sec, 929910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 74/1061 32/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 947220 m, 12081 m/sec, 996919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 79/1061 33/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 996968 m, 9949 m/sec, 1052068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 84/1061 33/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1046244 m, 9855 m/sec, 1107044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 89/1061 34/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1096070 m, 9965 m/sec, 1162270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 94/1061 35/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1149574 m, 10700 m/sec, 1222344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 99/1061 37/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1202426 m, 10570 m/sec, 1282306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 104/1061 38/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1257586 m, 11032 m/sec, 1345316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 109/1061 40/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1312312 m, 10945 m/sec, 1408433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 114/1061 43/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1375360 m, 12609 m/sec, 1482620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 119/1061 44/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1425558 m, 10039 m/sec, 1542558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 124/1061 45/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1471241 m, 9136 m/sec, 1597240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 129/1061 46/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1517179 m, 9187 m/sec, 1652179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 134/1061 47/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1562672 m, 9098 m/sec, 1707135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 139/1061 48/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1608981 m, 9261 m/sec, 1762480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 144/1061 50/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1658737 m, 9951 m/sec, 1822177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 149/1061 51/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1705084 m, 9269 m/sec, 1877434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 154/1061 52/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1750712 m, 9125 m/sec, 1932267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 159/1061 53/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1800107 m, 9879 m/sec, 1992867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 164/1061 54/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1849135 m, 9805 m/sec, 2053396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 169/1061 56/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1898759 m, 9924 m/sec, 2114834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 174/1061 58/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 1949078 m, 10063 m/sec, 2178352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 179/1061 60/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2007936 m, 11771 m/sec, 2256911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 184/1061 63/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2068427 m, 12098 m/sec, 2337302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 189/1061 66/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2130367 m, 12388 m/sec, 2419537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 194/1061 70/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2192069 m, 12340 m/sec, 2501534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 199/1061 73/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2257371 m, 13060 m/sec, 2588121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 204/1061 76/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2324443 m, 13414 m/sec, 2676972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 209/1061 79/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2386011 m, 12313 m/sec, 2760011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 214/1061 83/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2458704 m, 14538 m/sec, 2856775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 219/1061 85/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2514653 m, 11189 m/sec, 2934177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 224/1061 86/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2549103 m, 6890 m/sec, 2985678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 229/1061 87/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2583354 m, 6850 m/sec, 3037121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 234/1061 88/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2618353 m, 6999 m/sec, 3090033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 239/1061 88/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2653163 m, 6962 m/sec, 3141894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 244/1061 89/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2687406 m, 6848 m/sec, 3193765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 249/1061 90/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2728521 m, 8223 m/sec, 3252920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 254/1061 90/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2763072 m, 6910 m/sec, 3302472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 259/1061 91/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2797828 m, 6951 m/sec, 3352227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 264/1061 91/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2832815 m, 6997 m/sec, 3402214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 269/1061 92/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2866426 m, 6722 m/sec, 3454293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 274/1061 93/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2899420 m, 6598 m/sec, 3506515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 279/1061 94/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2932961 m, 6708 m/sec, 3558936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 284/1061 94/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2965354 m, 6478 m/sec, 3611184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 289/1061 95/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 2997848 m, 6498 m/sec, 3663102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 294/1061 96/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3030193 m, 6469 m/sec, 3715096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 299/1061 97/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3061610 m, 6283 m/sec, 3766997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 304/1061 98/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3094685 m, 6615 m/sec, 3820390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 309/1061 99/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3125365 m, 6136 m/sec, 3872287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 314/1061 100/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3156934 m, 6313 m/sec, 3924447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 319/1061 100/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3188400 m, 6293 m/sec, 3976712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 324/1061 101/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3219856 m, 6291 m/sec, 4029474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 329/1061 102/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3251435 m, 6315 m/sec, 4082573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 334/1061 103/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3283853 m, 6483 m/sec, 4136178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 339/1061 105/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3316271 m, 6483 m/sec, 4189909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 344/1061 106/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3347874 m, 6320 m/sec, 4243394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 349/1061 107/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3379306 m, 6286 m/sec, 4297255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 354/1061 108/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3410147 m, 6168 m/sec, 4350686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 359/1061 109/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3441781 m, 6326 m/sec, 4405071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 364/1061 110/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3472784 m, 6200 m/sec, 4459331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 369/1061 111/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3503223 m, 6087 m/sec, 4513224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 374/1061 111/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3532996 m, 5954 m/sec, 4566135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 379/1061 113/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3563224 m, 6045 m/sec, 4620169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 384/1061 114/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3597001 m, 6755 m/sec, 4687001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 389/1061 116/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3632500 m, 7099 m/sec, 4757849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 394/1061 118/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3667016 m, 6903 m/sec, 4826501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 399/1061 119/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3695834 m, 5763 m/sec, 4881006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 404/1061 120/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3726253 m, 6083 m/sec, 4936810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 409/1061 121/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3755071 m, 5763 m/sec, 4992205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 414/1061 122/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3783399 m, 5665 m/sec, 5045967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 419/1061 123/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3811525 m, 5625 m/sec, 5100556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 424/1061 124/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3840777 m, 5850 m/sec, 5156007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 429/1061 125/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3868549 m, 5554 m/sec, 5211058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 434/1061 126/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3896056 m, 5501 m/sec, 5266008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 439/1061 127/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3924193 m, 5627 m/sec, 5321199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 444/1061 128/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3951299 m, 5421 m/sec, 5376451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 449/1061 129/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 3979656 m, 5671 m/sec, 5437231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 454/1061 131/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4009404 m, 5949 m/sec, 5511105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 459/1061 133/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4039956 m, 6110 m/sec, 5586759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 464/1061 134/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4067677 m, 5544 m/sec, 5650512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 469/1061 135/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4093485 m, 5161 m/sec, 5706777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 474/1061 136/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4119861 m, 5275 m/sec, 5762641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 479/1061 137/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4144949 m, 5017 m/sec, 5817605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 484/1061 138/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4169851 m, 4980 m/sec, 5872197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 489/1061 139/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4195173 m, 5064 m/sec, 5927632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 494/1061 140/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4220459 m, 5057 m/sec, 5984018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 499/1061 141/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4244899 m, 4888 m/sec, 6040324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 504/1061 142/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4269372 m, 4894 m/sec, 6096112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 509/1061 143/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4293873 m, 4900 m/sec, 6152310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 514/1061 144/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4317925 m, 4810 m/sec, 6208719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 519/1061 145/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4341344 m, 4683 m/sec, 6282860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 524/1061 147/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4365504 m, 4832 m/sec, 6362136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 529/1061 148/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4388895 m, 4678 m/sec, 6433913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 534/1061 149/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4410929 m, 4406 m/sec, 6490204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 539/1061 150/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4433455 m, 4505 m/sec, 6545331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 544/1061 150/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4455073 m, 4323 m/sec, 6600335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 549/1061 151/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4477200 m, 4425 m/sec, 6655639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 554/1061 152/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4499373 m, 4434 m/sec, 6715445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 559/1061 154/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4519224 m, 3970 m/sec, 6793611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 564/1061 155/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4539584 m, 4072 m/sec, 6874823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 569/1061 157/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4561333 m, 4349 m/sec, 6959763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 574/1061 158/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4583867 m, 4506 m/sec, 7048735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 579/1061 160/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4604312 m, 4089 m/sec, 7129818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 584/1061 160/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4615200 m, 2177 m/sec, 7172100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 589/1061 160/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4626114 m, 2182 m/sec, 7215189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 594/1061 160/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4637312 m, 2239 m/sec, 7259858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 599/1061 160/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4649019 m, 2341 m/sec, 7305130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 604/1061 160/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4662842 m, 2764 m/sec, 7356425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 609/1061 160/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4674388 m, 2309 m/sec, 7402701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 614/1061 160/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4686421 m, 2406 m/sec, 7449851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 619/1061 161/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4699030 m, 2521 m/sec, 7501762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 624/1061 161/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4711298 m, 2453 m/sec, 7554045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 629/1061 162/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4723884 m, 2517 m/sec, 7606333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 634/1061 162/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4736268 m, 2476 m/sec, 7660100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 639/1061 163/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4749549 m, 2656 m/sec, 7716046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 644/1061 163/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4762830 m, 2656 m/sec, 7772445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 649/1061 164/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4775814 m, 2596 m/sec, 7828705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 654/1061 164/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4788976 m, 2632 m/sec, 7887752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 659/1061 165/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4802776 m, 2760 m/sec, 7949721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 664/1061 165/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4817266 m, 2898 m/sec, 8012233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 669/1061 166/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4829566 m, 2460 m/sec, 8071867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 674/1061 166/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4841606 m, 2408 m/sec, 8130168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 679/1061 167/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4852646 m, 2208 m/sec, 8188308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 684/1061 168/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4863706 m, 2212 m/sec, 8247428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 689/1061 168/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4871806 m, 1620 m/sec, 8302682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 694/1061 168/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4879606 m, 1560 m/sec, 8354863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 699/1061 169/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4887106 m, 1500 m/sec, 8404381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 704/1061 169/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4894306 m, 1440 m/sec, 8452100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 709/1061 169/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4901516 m, 1442 m/sec, 8502813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 714/1061 169/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4909121 m, 1521 m/sec, 8555469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 719/1061 169/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4915918 m, 1359 m/sec, 8603841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 724/1061 169/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4922596 m, 1335 m/sec, 8654108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 729/1061 170/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4929013 m, 1283 m/sec, 8704677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 734/1061 170/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4935432 m, 1283 m/sec, 8755071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 739/1061 170/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4941442 m, 1202 m/sec, 8805694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 744/1061 170/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4947252 m, 1162 m/sec, 8856663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 749/1061 170/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4952862 m, 1122 m/sec, 8907853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 754/1061 171/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4958590 m, 1145 m/sec, 8959174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 759/1061 171/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4963992 m, 1080 m/sec, 9010747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 764/1061 171/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4969606 m, 1122 m/sec, 9067446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 769/1061 171/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4975821 m, 1243 m/sec, 9129457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 774/1061 172/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4981906 m, 1217 m/sec, 9191759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 779/1061 172/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4987161 m, 1051 m/sec, 9251443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 784/1061 172/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4992147 m, 997 m/sec, 9310551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 789/1061 172/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 4996746 m, 919 m/sec, 9369337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 794/1061 173/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 5000806 m, 812 m/sec, 9428360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 799/1061 173/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 5003606 m, 560 m/sec, 9484349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 804/1061 173/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 5006306 m, 540 m/sec, 9537586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 809/1061 173/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 5008806 m, 500 m/sec, 9588559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 814/1061 173/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 5011306 m, 500 m/sec, 9637870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 819/1061 173/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 5013123 m, 363 m/sec, 9690623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 824/1061 173/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 5014346 m, 244 m/sec, 9745387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 829/1061 173/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 5015296 m, 190 m/sec, 9800721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 834/1061 173/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 5016006 m, 142 m/sec, 9855808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 839/1061 173/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 5016006 m, 0 m/sec, 9913733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 844/1061 173/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 5016006 m, 0 m/sec, 9972063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 849/1061 173/2000 AirplaneLD-COL-1000-CTLCardinality-2024-04 5016006 m, 0 m/sec, 10031407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for AirplaneLD-COL-1000-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5016006
[[35mlola[0m][I] fired transitions : 10032009
[[35mlola[0m][I] time used : 849
[[35mlola[0m][I] memory pages used : 173
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 AirplaneLD-COL-1000-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 1167 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for AirplaneLD-COL-1000-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1990 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1995 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2000 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2005 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2010 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2015 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] AirplaneLD-COL-1000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2020 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-00: DISJ true skeleton: state space /EXEG[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-07: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-09: DISJ true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-1000-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-1000-CTLCardinality-2024-15: CTL false preprocessing[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-1000"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is AirplaneLD-COL-1000, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620118900217"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-1000.tgz
mv AirplaneLD-COL-1000 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;