MCC'2024- Execution of r005-smll-171620118800169

About the Execution of LoLA for AirplaneLD-COL-0010

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16158.535	142565.00	146640.00	637.20	????F???????????	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r005-smll-171620118800169.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is AirplaneLD-COL-0010, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620118800169
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 484K
-rw-r--r-- 1 mcc users 6.1K Apr 12 03:31 CTLCardinality.txt
-rw-r--r-- 1 mcc users 57K Apr 12 03:31 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Apr 12 03:28 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Apr 12 03:28 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 03:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 118K Apr 12 03:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.1K Apr 12 03:34 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 66K Apr 12 03:34 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 40K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-00
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-01
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-02
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-03
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-04
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-05
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-06
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-07
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-08
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-09
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-10
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-11
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-12
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-13
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-14
FORMULA_NAME AirplaneLD-COL-0010-CTLCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1717157979218

FORMULA AirplaneLD-COL-0010-CTLCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717158121783

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 53 (type SKEL/FNDP) for 12 AirplaneLD-COL-0010-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type SKEL/EQUN) for 12 AirplaneLD-COL-0010-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 55 (type SKEL/SRCH) for 12 AirplaneLD-COL-0010-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/EQUN) for 27 AirplaneLD-COL-0010-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type SKEL/SRCH) for AirplaneLD-COL-0010-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 53 (type FNDP) for AirplaneLD-COL-0010-CTLCardinality-2024-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 54 (type EQUN) for AirplaneLD-COL-0010-CTLCardinality-2024-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/SRCH) for 27 AirplaneLD-COL-0010-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/SRCH) for AirplaneLD-COL-0010-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 59 (type EQUN) for AirplaneLD-COL-0010-CTLCardinality-2024-09 (obsolete)
[[35mlola[0m][I] Places: 89, Transitions: 88
[[35mlola[0m][I] FINISHED task # 59 (type SKEL/EQUN) for AirplaneLD-COL-0010-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 54 (type SKEL/EQUN) for AirplaneLD-COL-0010-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] findlow criterion satisfied
[[35mlola[0m][I] Time for checking findlow: 1
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 18 AirplaneLD-COL-0010-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 37 AirplaneLD-COL-0010-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 AirplaneLD-COL-0010-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 AirplaneLD-COL-0010-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 AirplaneLD-COL-0010-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 AirplaneLD-COL-0010-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for AirplaneLD-COL-0010-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for AirplaneLD-COL-0010-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for AirplaneLD-COL-0010-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 76
[[35mlola[0m][I] fired transitions : 151
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for AirplaneLD-COL-0010-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for AirplaneLD-COL-0010-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 41 (type CNST) for 40 AirplaneLD-COL-0010-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 43 AirplaneLD-COL-0010-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/SRCH) for AirplaneLD-COL-0010-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 93
[[35mlola[0m][I] fired transitions : 458
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 41 (type CNST) for AirplaneLD-COL-0010-CTLCardinality-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for AirplaneLD-COL-0010-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-31 12:19:40] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 AirplaneLD-COL-0010-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for AirplaneLD-COL-0010-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 43462
[[35mlola[0m][I] fired transitions : 183664
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 AirplaneLD-COL-0010-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for AirplaneLD-COL-0010-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 AirplaneLD-COL-0010-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for AirplaneLD-COL-0010-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 27 AirplaneLD-COL-0010-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 899 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for AirplaneLD-COL-0010-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 250
[[35mlola[0m][I] fired transitions : 424
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 AirplaneLD-COL-0010-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 1199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for AirplaneLD-COL-0010-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 AirplaneLD-COL-0010-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 1799 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for AirplaneLD-COL-0010-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-04: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-05: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-06: CTL true skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-COL-0010-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-09: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-11: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-COL-0010-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-COL-0010-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-0010"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is AirplaneLD-COL-0010, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620118800169"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-0010.tgz
mv AirplaneLD-COL-0010 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;