About the Execution of LoLA for ASLink-PT-10a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.632 | 2700934.00 | 2735539.00 | 9374.50 | ?TT????????F?T?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620118800154.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ASLink-PT-10a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620118800154
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 6.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K May 19 07:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 15:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 17:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.7K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 88K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 63K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.4K May 19 07:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 19 15:23 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 920K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ASLink-PT-10a-CTLFireability-2024-00
FORMULA_NAME ASLink-PT-10a-CTLFireability-2024-01
FORMULA_NAME ASLink-PT-10a-CTLFireability-2024-02
FORMULA_NAME ASLink-PT-10a-CTLFireability-2024-03
FORMULA_NAME ASLink-PT-10a-CTLFireability-2024-04
FORMULA_NAME ASLink-PT-10a-CTLFireability-2024-05
FORMULA_NAME ASLink-PT-10a-CTLFireability-2024-06
FORMULA_NAME ASLink-PT-10a-CTLFireability-2024-07
FORMULA_NAME ASLink-PT-10a-CTLFireability-2024-08
FORMULA_NAME ASLink-PT-10a-CTLFireability-2024-09
FORMULA_NAME ASLink-PT-10a-CTLFireability-2024-10
FORMULA_NAME ASLink-PT-10a-CTLFireability-2024-11
FORMULA_NAME ASLink-PT-10a-CTLFireability-2023-12
FORMULA_NAME ASLink-PT-10a-CTLFireability-2023-13
FORMULA_NAME ASLink-PT-10a-CTLFireability-2023-14
FORMULA_NAME ASLink-PT-10a-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717141564370
FORMULA ASLink-PT-10a-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-10a-CTLFireability-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-10a-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-10a-CTLFireability-2023-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-10a-CTLFireability-2023-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717144265304
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 ASLink-PT-10a-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for ASLink-PT-10a-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-02: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-06: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-13: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 ASLink-PT-10a-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 208 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for ASLink-PT-10a-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 292
[[35mlola[0m][I] fired transitions : 292
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ASLink-PT-10a-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ASLink-PT-10a-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 292
[[35mlola[0m][I] fired transitions : 874
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 ASLink-PT-10a-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 18 ASLink-PT-10a-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 18 ASLink-PT-10a-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for ASLink-PT-10a-CTLFireability-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7390
[[35mlola[0m][I] fired transitions : 35203
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 ASLink-PT-10a-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 272 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type FNDP) for 47 ASLink-PT-10a-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type FNDP) for ASLink-PT-10a-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 28
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for ASLink-PT-10a-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 57 (type FNDP) for ASLink-PT-10a-CTLFireability-2024-06 (obsolete)
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for ASLink-PT-10a-CTLFireability-2024-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 190
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 3/295 3/2000 ASLink-PT-10a-CTLFireability-2023-14 125995 m, 25199 m/sec, 313226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 8/295 6/2000 ASLink-PT-10a-CTLFireability-2023-14 322913 m, 39383 m/sec, 854256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 13/295 8/2000 ASLink-PT-10a-CTLFireability-2023-14 517322 m, 38881 m/sec, 1387154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 18/295 10/2000 ASLink-PT-10a-CTLFireability-2023-14 694164 m, 35368 m/sec, 1947295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 23/295 12/2000 ASLink-PT-10a-CTLFireability-2023-14 814742 m, 24115 m/sec, 2605208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 28/295 14/2000 ASLink-PT-10a-CTLFireability-2023-14 944704 m, 25992 m/sec, 3241547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 33/295 16/2000 ASLink-PT-10a-CTLFireability-2023-14 1057738 m, 22606 m/sec, 3893000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 38/295 17/2000 ASLink-PT-10a-CTLFireability-2023-14 1165051 m, 21462 m/sec, 4549110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 43/295 19/2000 ASLink-PT-10a-CTLFireability-2023-14 1282903 m, 23570 m/sec, 5191723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 48/295 20/2000 ASLink-PT-10a-CTLFireability-2023-14 1402315 m, 23882 m/sec, 5838014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 53/295 22/2000 ASLink-PT-10a-CTLFireability-2023-14 1510026 m, 21542 m/sec, 6496444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 58/295 24/2000 ASLink-PT-10a-CTLFireability-2023-14 1616878 m, 21370 m/sec, 7150020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 63/295 26/2000 ASLink-PT-10a-CTLFireability-2023-14 1743561 m, 25336 m/sec, 7790238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 68/295 27/2000 ASLink-PT-10a-CTLFireability-2023-14 1851265 m, 21540 m/sec, 8448259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 73/295 29/2000 ASLink-PT-10a-CTLFireability-2023-14 1953038 m, 20354 m/sec, 9077984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 78/295 31/2000 ASLink-PT-10a-CTLFireability-2023-14 2083212 m, 26034 m/sec, 9679968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 83/295 33/2000 ASLink-PT-10a-CTLFireability-2023-14 2208780 m, 25113 m/sec, 10292467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 88/295 34/2000 ASLink-PT-10a-CTLFireability-2023-14 2320503 m, 22344 m/sec, 10916751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 93/295 36/2000 ASLink-PT-10a-CTLFireability-2023-14 2431478 m, 22195 m/sec, 11544158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 98/295 37/2000 ASLink-PT-10a-CTLFireability-2023-14 2532754 m, 20255 m/sec, 12183211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 103/295 38/2000 ASLink-PT-10a-CTLFireability-2023-14 2630123 m, 19473 m/sec, 12824447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 108/295 40/2000 ASLink-PT-10a-CTLFireability-2023-14 2739752 m, 21925 m/sec, 13462803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 113/295 41/2000 ASLink-PT-10a-CTLFireability-2023-14 2838103 m, 19670 m/sec, 14105753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 118/295 42/2000 ASLink-PT-10a-CTLFireability-2023-14 2936601 m, 19699 m/sec, 14741870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 123/295 44/2000 ASLink-PT-10a-CTLFireability-2023-14 3061956 m, 25071 m/sec, 15361204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 128/295 46/2000 ASLink-PT-10a-CTLFireability-2023-14 3183718 m, 24352 m/sec, 15992427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 133/295 47/2000 ASLink-PT-10a-CTLFireability-2023-14 3296279 m, 22512 m/sec, 16626140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 138/295 49/2000 ASLink-PT-10a-CTLFireability-2023-14 3409719 m, 22688 m/sec, 17267422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 143/295 50/2000 ASLink-PT-10a-CTLFireability-2023-14 3508888 m, 19833 m/sec, 17915867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 148/295 52/2000 ASLink-PT-10a-CTLFireability-2023-14 3611977 m, 20617 m/sec, 18563120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 153/295 53/2000 ASLink-PT-10a-CTLFireability-2023-14 3720358 m, 21676 m/sec, 19208457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 158/295 55/2000 ASLink-PT-10a-CTLFireability-2023-14 3818476 m, 19623 m/sec, 19855251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 163/295 56/2000 ASLink-PT-10a-CTLFireability-2023-14 3924132 m, 21131 m/sec, 20491139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 168/295 58/2000 ASLink-PT-10a-CTLFireability-2023-14 4054683 m, 26110 m/sec, 21116544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 173/295 60/2000 ASLink-PT-10a-CTLFireability-2023-14 4172740 m, 23611 m/sec, 21758667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 178/295 62/2000 ASLink-PT-10a-CTLFireability-2023-14 4288105 m, 23073 m/sec, 22399893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 183/295 64/2000 ASLink-PT-10a-CTLFireability-2023-14 4393689 m, 21116 m/sec, 23046492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 188/295 65/2000 ASLink-PT-10a-CTLFireability-2023-14 4491558 m, 19573 m/sec, 23695476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 193/295 67/2000 ASLink-PT-10a-CTLFireability-2023-14 4600957 m, 21879 m/sec, 24343575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 198/295 68/2000 ASLink-PT-10a-CTLFireability-2023-14 4701828 m, 20174 m/sec, 24992914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 203/295 70/2000 ASLink-PT-10a-CTLFireability-2023-14 4800069 m, 19648 m/sec, 25642455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 208/295 72/2000 ASLink-PT-10a-CTLFireability-2023-14 4915235 m, 23033 m/sec, 26245141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 213/295 74/2000 ASLink-PT-10a-CTLFireability-2023-14 5051038 m, 27160 m/sec, 26825495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 218/295 75/2000 ASLink-PT-10a-CTLFireability-2023-14 5172566 m, 24305 m/sec, 27427357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 223/295 77/2000 ASLink-PT-10a-CTLFireability-2023-14 5284768 m, 22440 m/sec, 28036477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 228/295 78/2000 ASLink-PT-10a-CTLFireability-2023-14 5395713 m, 22189 m/sec, 28642707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 233/295 79/2000 ASLink-PT-10a-CTLFireability-2023-14 5499707 m, 20798 m/sec, 29253997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 238/295 81/2000 ASLink-PT-10a-CTLFireability-2023-14 5609858 m, 22030 m/sec, 29862999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 243/295 82/2000 ASLink-PT-10a-CTLFireability-2023-14 5712825 m, 20593 m/sec, 30484282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 248/295 83/2000 ASLink-PT-10a-CTLFireability-2023-14 5803742 m, 18183 m/sec, 31116222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 253/295 85/2000 ASLink-PT-10a-CTLFireability-2023-14 5900094 m, 19270 m/sec, 31732098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 258/295 86/2000 ASLink-PT-10a-CTLFireability-2023-14 5998661 m, 19713 m/sec, 32353562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 263/295 87/2000 ASLink-PT-10a-CTLFireability-2023-14 6105570 m, 21381 m/sec, 32968745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 268/295 88/2000 ASLink-PT-10a-CTLFireability-2023-14 6205787 m, 20043 m/sec, 33592604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 273/295 90/2000 ASLink-PT-10a-CTLFireability-2023-14 6298322 m, 18507 m/sec, 34218850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 278/295 91/2000 ASLink-PT-10a-CTLFireability-2023-14 6393704 m, 19076 m/sec, 34844171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 283/295 92/2000 ASLink-PT-10a-CTLFireability-2023-14 6495937 m, 20446 m/sec, 35445264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 288/295 94/2000 ASLink-PT-10a-CTLFireability-2023-14 6621000 m, 25012 m/sec, 36054847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 293/295 96/2000 ASLink-PT-10a-CTLFireability-2023-14 6744770 m, 24754 m/sec, 36664684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 51 (type EXCL) for ASLink-PT-10a-CTLFireability-2023-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 ASLink-PT-10a-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 295 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 ASLink-PT-10a-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 3250 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for ASLink-PT-10a-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7381
[[35mlola[0m][I] fired transitions : 27807
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 5/295 4/5 ASLink-PT-10a-CTLFireability-2023-14 187667 m, -1311420 m/sec, 515473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 51 (type EXCL) for ASLink-PT-10a-CTLFireability-2023-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 27 ASLink-PT-10a-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 324 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 5/324 6/2000 ASLink-PT-10a-CTLFireability-2024-09 353049 m, 70609 m/sec, 508208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 10/324 10/2000 ASLink-PT-10a-CTLFireability-2024-09 660225 m, 61435 m/sec, 1095847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 15/324 14/2000 ASLink-PT-10a-CTLFireability-2024-09 1007680 m, 69491 m/sec, 1679257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 20/324 18/2000 ASLink-PT-10a-CTLFireability-2024-09 1283252 m, 55114 m/sec, 2321480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 25/324 20/2000 ASLink-PT-10a-CTLFireability-2024-09 1540159 m, 51381 m/sec, 2967768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 30/324 23/2000 ASLink-PT-10a-CTLFireability-2024-09 1699603 m, 31888 m/sec, 3693207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 35/324 25/2000 ASLink-PT-10a-CTLFireability-2024-09 1842036 m, 28486 m/sec, 4410406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 40/324 26/2000 ASLink-PT-10a-CTLFireability-2024-09 1972912 m, 26175 m/sec, 5150494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 45/324 28/2000 ASLink-PT-10a-CTLFireability-2024-09 2114598 m, 28337 m/sec, 5869881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 50/324 30/2000 ASLink-PT-10a-CTLFireability-2024-09 2246290 m, 26338 m/sec, 6609770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 55/324 33/2000 ASLink-PT-10a-CTLFireability-2024-09 2389655 m, 28673 m/sec, 7334989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 60/324 35/2000 ASLink-PT-10a-CTLFireability-2024-09 2525089 m, 27086 m/sec, 8078121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 65/324 37/2000 ASLink-PT-10a-CTLFireability-2024-09 2672384 m, 29459 m/sec, 8784500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 70/324 39/2000 ASLink-PT-10a-CTLFireability-2024-09 2788432 m, 23209 m/sec, 9507910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 75/324 41/2000 ASLink-PT-10a-CTLFireability-2024-09 2948578 m, 32029 m/sec, 10203292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 80/324 43/2000 ASLink-PT-10a-CTLFireability-2024-09 3073965 m, 25077 m/sec, 10924769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 85/324 44/2000 ASLink-PT-10a-CTLFireability-2024-09 3195663 m, 24339 m/sec, 11648703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 90/324 46/2000 ASLink-PT-10a-CTLFireability-2024-09 3316710 m, 24209 m/sec, 12358108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 95/324 48/2000 ASLink-PT-10a-CTLFireability-2024-09 3444759 m, 25609 m/sec, 13092954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 100/324 49/2000 ASLink-PT-10a-CTLFireability-2024-09 3568625 m, 24773 m/sec, 13840003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 105/324 51/2000 ASLink-PT-10a-CTLFireability-2024-09 3722885 m, 30852 m/sec, 14557004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 110/324 53/2000 ASLink-PT-10a-CTLFireability-2024-09 3848822 m, 25187 m/sec, 15282870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 115/324 55/2000 ASLink-PT-10a-CTLFireability-2024-09 3969582 m, 24152 m/sec, 16015069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 120/324 57/2000 ASLink-PT-10a-CTLFireability-2024-09 4095046 m, 25092 m/sec, 16731045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 125/324 58/2000 ASLink-PT-10a-CTLFireability-2024-09 4221810 m, 25352 m/sec, 17467041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 130/324 60/2000 ASLink-PT-10a-CTLFireability-2024-09 4347686 m, 25175 m/sec, 18212744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 135/324 63/2000 ASLink-PT-10a-CTLFireability-2024-09 4501272 m, 30717 m/sec, 18933672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 140/324 64/2000 ASLink-PT-10a-CTLFireability-2024-09 4627025 m, 25150 m/sec, 19662613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 145/324 66/2000 ASLink-PT-10a-CTLFireability-2024-09 4747807 m, 24156 m/sec, 20393802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 150/324 68/2000 ASLink-PT-10a-CTLFireability-2024-09 4876419 m, 25722 m/sec, 21119558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 155/324 70/2000 ASLink-PT-10a-CTLFireability-2024-09 5001611 m, 25038 m/sec, 21859804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 160/324 72/2000 ASLink-PT-10a-CTLFireability-2024-09 5129934 m, 25664 m/sec, 22606039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 165/324 74/2000 ASLink-PT-10a-CTLFireability-2024-09 5274749 m, 28963 m/sec, 23337102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 170/324 76/2000 ASLink-PT-10a-CTLFireability-2024-09 5408521 m, 26754 m/sec, 24037794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 175/324 78/2000 ASLink-PT-10a-CTLFireability-2024-09 5520982 m, 22492 m/sec, 24750495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 180/324 80/2000 ASLink-PT-10a-CTLFireability-2024-09 5663108 m, 28425 m/sec, 25453966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 185/324 82/2000 ASLink-PT-10a-CTLFireability-2024-09 5818905 m, 31159 m/sec, 26133788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 190/324 84/2000 ASLink-PT-10a-CTLFireability-2024-09 5937952 m, 23809 m/sec, 26803482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 195/324 85/2000 ASLink-PT-10a-CTLFireability-2024-09 6045941 m, 21597 m/sec, 27469371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 200/324 86/2000 ASLink-PT-10a-CTLFireability-2024-09 6161172 m, 23046 m/sec, 28162022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 205/324 88/2000 ASLink-PT-10a-CTLFireability-2024-09 6285931 m, 24951 m/sec, 28898313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 210/324 89/2000 ASLink-PT-10a-CTLFireability-2024-09 6398180 m, 22449 m/sec, 29636938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 215/324 91/2000 ASLink-PT-10a-CTLFireability-2024-09 6519609 m, 24285 m/sec, 30327259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 220/324 92/2000 ASLink-PT-10a-CTLFireability-2024-09 6637495 m, 23577 m/sec, 31031962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 225/324 94/2000 ASLink-PT-10a-CTLFireability-2024-09 6759916 m, 24484 m/sec, 31755989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 230/324 96/2000 ASLink-PT-10a-CTLFireability-2024-09 6892054 m, 26427 m/sec, 32492319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 235/324 98/2000 ASLink-PT-10a-CTLFireability-2024-09 7012298 m, 24048 m/sec, 33229489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 240/324 100/2000 ASLink-PT-10a-CTLFireability-2024-09 7180057 m, 33551 m/sec, 33920137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 245/324 101/2000 ASLink-PT-10a-CTLFireability-2024-09 7307098 m, 25408 m/sec, 34615349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 250/324 102/2000 ASLink-PT-10a-CTLFireability-2024-09 7419252 m, 22430 m/sec, 35303483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 255/324 104/2000 ASLink-PT-10a-CTLFireability-2024-09 7537404 m, 23630 m/sec, 36013050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 260/324 106/2000 ASLink-PT-10a-CTLFireability-2024-09 7662477 m, 25014 m/sec, 36748786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 265/324 107/2000 ASLink-PT-10a-CTLFireability-2024-09 7776493 m, 22803 m/sec, 37486265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 270/324 109/2000 ASLink-PT-10a-CTLFireability-2024-09 7898330 m, 24367 m/sec, 38192535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 275/324 111/2000 ASLink-PT-10a-CTLFireability-2024-09 8019650 m, 24264 m/sec, 38906066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 280/324 113/2000 ASLink-PT-10a-CTLFireability-2024-09 8141742 m, 24418 m/sec, 39630879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 285/324 114/2000 ASLink-PT-10a-CTLFireability-2024-09 8273686 m, 26388 m/sec, 40365731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 290/324 116/2000 ASLink-PT-10a-CTLFireability-2024-09 8391253 m, 23513 m/sec, 41103649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 295/324 119/2000 ASLink-PT-10a-CTLFireability-2024-09 8561087 m, 33966 m/sec, 41802082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 300/324 120/2000 ASLink-PT-10a-CTLFireability-2024-09 8691025 m, 25987 m/sec, 42514335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 305/324 121/2000 ASLink-PT-10a-CTLFireability-2024-09 8805761 m, 22947 m/sec, 43210501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 310/324 123/2000 ASLink-PT-10a-CTLFireability-2024-09 8925191 m, 23886 m/sec, 43927331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 315/324 125/2000 ASLink-PT-10a-CTLFireability-2024-09 9049122 m, 24786 m/sec, 44657465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 320/324 127/2000 ASLink-PT-10a-CTLFireability-2024-09 9162269 m, 22629 m/sec, 45383934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 36 (type EXCL) for ASLink-PT-10a-CTLFireability-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-09: DISJ 0 2 0 0 3 1 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 27 ASLink-PT-10a-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 323 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 27 ASLink-PT-10a-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 2915 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for ASLink-PT-10a-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 291
[[35mlola[0m][I] fired transitions : 290
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 36 (type EXCL) for ASLink-PT-10a-CTLFireability-2024-09 (obsolete)
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 ASLink-PT-10a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 416 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 5/416 6/2000 ASLink-PT-10a-CTLFireability-2024-08 374279 m, 74855 m/sec, 549045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 10/416 10/2000 ASLink-PT-10a-CTLFireability-2024-08 694183 m, 63980 m/sec, 1146844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 15/416 15/2000 ASLink-PT-10a-CTLFireability-2024-08 1040350 m, 69233 m/sec, 1756992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 20/416 18/2000 ASLink-PT-10a-CTLFireability-2024-08 1310967 m, 54123 m/sec, 2403786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 25/416 21/2000 ASLink-PT-10a-CTLFireability-2024-08 1570664 m, 51939 m/sec, 3062994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 30/416 23/2000 ASLink-PT-10a-CTLFireability-2024-08 1719535 m, 29774 m/sec, 3809713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 35/416 25/2000 ASLink-PT-10a-CTLFireability-2024-08 1864972 m, 29087 m/sec, 4537106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 40/416 27/2000 ASLink-PT-10a-CTLFireability-2024-08 2003147 m, 27635 m/sec, 5291236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 45/416 29/2000 ASLink-PT-10a-CTLFireability-2024-08 2142953 m, 27961 m/sec, 6027568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 50/416 31/2000 ASLink-PT-10a-CTLFireability-2024-08 2288921 m, 29193 m/sec, 6778381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 55/416 33/2000 ASLink-PT-10a-CTLFireability-2024-08 2421863 m, 26588 m/sec, 7524578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 60/416 36/2000 ASLink-PT-10a-CTLFireability-2024-08 2572879 m, 30203 m/sec, 8271873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 65/416 37/2000 ASLink-PT-10a-CTLFireability-2024-08 2705445 m, 26513 m/sec, 8992145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 70/416 39/2000 ASLink-PT-10a-CTLFireability-2024-08 2836595 m, 26230 m/sec, 9724375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 75/416 41/2000 ASLink-PT-10a-CTLFireability-2024-08 2987123 m, 30105 m/sec, 10423433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 80/416 43/2000 ASLink-PT-10a-CTLFireability-2024-08 3113150 m, 25205 m/sec, 11167233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 85/416 45/2000 ASLink-PT-10a-CTLFireability-2024-08 3237887 m, 24947 m/sec, 11879795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 90/416 46/2000 ASLink-PT-10a-CTLFireability-2024-08 3357552 m, 23933 m/sec, 12601625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 95/416 48/2000 ASLink-PT-10a-CTLFireability-2024-08 3491528 m, 26795 m/sec, 13347642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 100/416 50/2000 ASLink-PT-10a-CTLFireability-2024-08 3613475 m, 24389 m/sec, 14101816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 105/416 52/2000 ASLink-PT-10a-CTLFireability-2024-08 3768273 m, 30959 m/sec, 14812542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 110/416 54/2000 ASLink-PT-10a-CTLFireability-2024-08 3894697 m, 25284 m/sec, 15557887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 115/416 55/2000 ASLink-PT-10a-CTLFireability-2024-08 4020392 m, 25139 m/sec, 16283358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 120/416 57/2000 ASLink-PT-10a-CTLFireability-2024-08 4142381 m, 24397 m/sec, 17015572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 125/416 59/2000 ASLink-PT-10a-CTLFireability-2024-08 4276807 m, 26885 m/sec, 17764405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 130/416 61/2000 ASLink-PT-10a-CTLFireability-2024-08 4398750 m, 24388 m/sec, 18518698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 135/416 63/2000 ASLink-PT-10a-CTLFireability-2024-08 4554992 m, 31248 m/sec, 19238366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 140/416 65/2000 ASLink-PT-10a-CTLFireability-2024-08 4681054 m, 25212 m/sec, 19981889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 145/416 67/2000 ASLink-PT-10a-CTLFireability-2024-08 4808085 m, 25406 m/sec, 20711957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 150/416 69/2000 ASLink-PT-10a-CTLFireability-2024-08 4930855 m, 24554 m/sec, 21452642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 155/416 71/2000 ASLink-PT-10a-CTLFireability-2024-08 5065950 m, 27019 m/sec, 22202538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 160/416 73/2000 ASLink-PT-10a-CTLFireability-2024-08 5188220 m, 24454 m/sec, 22956214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 165/416 76/2000 ASLink-PT-10a-CTLFireability-2024-08 5352993 m, 32954 m/sec, 23680007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 170/416 77/2000 ASLink-PT-10a-CTLFireability-2024-08 5462784 m, 21958 m/sec, 24382637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 175/416 79/2000 ASLink-PT-10a-CTLFireability-2024-08 5576684 m, 22780 m/sec, 25115064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 180/416 81/2000 ASLink-PT-10a-CTLFireability-2024-08 5749427 m, 34548 m/sec, 25793828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 185/416 83/2000 ASLink-PT-10a-CTLFireability-2024-08 5879234 m, 25961 m/sec, 26482912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 190/416 84/2000 ASLink-PT-10a-CTLFireability-2024-08 5991692 m, 22491 m/sec, 27141203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 195/416 85/2000 ASLink-PT-10a-CTLFireability-2024-08 6103288 m, 22319 m/sec, 27820337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 200/416 87/2000 ASLink-PT-10a-CTLFireability-2024-08 6225373 m, 24417 m/sec, 28547213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 205/416 88/2000 ASLink-PT-10a-CTLFireability-2024-08 6346678 m, 24261 m/sec, 29291675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 210/416 90/2000 ASLink-PT-10a-CTLFireability-2024-08 6459814 m, 22627 m/sec, 30014395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 215/416 92/2000 ASLink-PT-10a-CTLFireability-2024-08 6586258 m, 25288 m/sec, 30713397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 220/416 93/2000 ASLink-PT-10a-CTLFireability-2024-08 6702744 m, 23297 m/sec, 31429326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 225/416 95/2000 ASLink-PT-10a-CTLFireability-2024-08 6837293 m, 26909 m/sec, 32167701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 230/416 97/2000 ASLink-PT-10a-CTLFireability-2024-08 6957197 m, 23980 m/sec, 32911315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 235/416 99/2000 ASLink-PT-10a-CTLFireability-2024-08 7117476 m, 32055 m/sec, 33624571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 240/416 101/2000 ASLink-PT-10a-CTLFireability-2024-08 7254229 m, 27350 m/sec, 34325239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 245/416 102/2000 ASLink-PT-10a-CTLFireability-2024-08 7373218 m, 23797 m/sec, 35015080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 250/416 103/2000 ASLink-PT-10a-CTLFireability-2024-08 7489345 m, 23225 m/sec, 35722138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 255/416 105/2000 ASLink-PT-10a-CTLFireability-2024-08 7611692 m, 24469 m/sec, 36451939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 260/416 107/2000 ASLink-PT-10a-CTLFireability-2024-08 7733090 m, 24279 m/sec, 37193103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 265/416 108/2000 ASLink-PT-10a-CTLFireability-2024-08 7846418 m, 22665 m/sec, 37921659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 270/416 110/2000 ASLink-PT-10a-CTLFireability-2024-08 7974655 m, 25647 m/sec, 38632177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 275/416 112/2000 ASLink-PT-10a-CTLFireability-2024-08 8092684 m, 23605 m/sec, 39356804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 280/416 114/2000 ASLink-PT-10a-CTLFireability-2024-08 8227792 m, 27021 m/sec, 40098213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 285/416 116/2000 ASLink-PT-10a-CTLFireability-2024-08 8347798 m, 24001 m/sec, 40843076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 290/416 118/2000 ASLink-PT-10a-CTLFireability-2024-08 8510234 m, 32487 m/sec, 41560562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 295/416 120/2000 ASLink-PT-10a-CTLFireability-2024-08 8648756 m, 27704 m/sec, 42278923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 300/416 121/2000 ASLink-PT-10a-CTLFireability-2024-08 8769670 m, 24182 m/sec, 42982929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 305/416 122/2000 ASLink-PT-10a-CTLFireability-2024-08 8888131 m, 23692 m/sec, 43702598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 310/416 124/2000 ASLink-PT-10a-CTLFireability-2024-08 9010702 m, 24514 m/sec, 44437101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 315/416 126/2000 ASLink-PT-10a-CTLFireability-2024-08 9130337 m, 23927 m/sec, 45173334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 320/416 128/2000 ASLink-PT-10a-CTLFireability-2024-08 9245085 m, 22949 m/sec, 45898791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 325/416 130/2000 ASLink-PT-10a-CTLFireability-2024-08 9375180 m, 26019 m/sec, 46624855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 330/416 132/2000 ASLink-PT-10a-CTLFireability-2024-08 9495126 m, 23989 m/sec, 47360794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 335/416 134/2000 ASLink-PT-10a-CTLFireability-2024-08 9630865 m, 27147 m/sec, 48103294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 340/416 136/2000 ASLink-PT-10a-CTLFireability-2024-08 9750237 m, 23874 m/sec, 48849381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 345/416 138/2000 ASLink-PT-10a-CTLFireability-2024-08 9900633 m, 30079 m/sec, 49581523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 350/416 140/2000 ASLink-PT-10a-CTLFireability-2024-08 10044065 m, 28686 m/sec, 50290739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 355/416 142/2000 ASLink-PT-10a-CTLFireability-2024-08 10154186 m, 22024 m/sec, 50983700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 360/416 144/2000 ASLink-PT-10a-CTLFireability-2024-08 10266574 m, 22477 m/sec, 51707994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 365/416 146/2000 ASLink-PT-10a-CTLFireability-2024-08 10435533 m, 33791 m/sec, 52369071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 370/416 148/2000 ASLink-PT-10a-CTLFireability-2024-08 10581295 m, 29152 m/sec, 53028777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 375/416 149/2000 ASLink-PT-10a-CTLFireability-2024-08 10705688 m, 24878 m/sec, 53699487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 380/416 150/2000 ASLink-PT-10a-CTLFireability-2024-08 10820814 m, 23025 m/sec, 54352386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 385/416 151/2000 ASLink-PT-10a-CTLFireability-2024-08 10933560 m, 22549 m/sec, 54994939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 390/416 152/2000 ASLink-PT-10a-CTLFireability-2024-08 11031823 m, 19652 m/sec, 55643132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 395/416 153/2000 ASLink-PT-10a-CTLFireability-2024-08 11135536 m, 20742 m/sec, 56294929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 400/416 155/2000 ASLink-PT-10a-CTLFireability-2024-08 11247595 m, 22411 m/sec, 56961045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 405/416 156/2000 ASLink-PT-10a-CTLFireability-2024-08 11350044 m, 20489 m/sec, 57611196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 410/416 157/2000 ASLink-PT-10a-CTLFireability-2024-08 11472922 m, 24575 m/sec, 58341334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 415/416 159/2000 ASLink-PT-10a-CTLFireability-2024-08 11597603 m, 24936 m/sec, 59076732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 25 (type EXCL) for ASLink-PT-10a-CTLFireability-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ASLink-PT-10a-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 415 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 ASLink-PT-10a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 2495 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 25 (type EXCL) for ASLink-PT-10a-CTLFireability-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 5/415 6/2000 ASLink-PT-10a-CTLFireability-2024-07 351281 m, 70256 m/sec, 505887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 10/415 10/2000 ASLink-PT-10a-CTLFireability-2024-07 671785 m, 64100 m/sec, 1112404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 15/415 14/2000 ASLink-PT-10a-CTLFireability-2024-07 1022991 m, 70241 m/sec, 1710636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 20/415 18/2000 ASLink-PT-10a-CTLFireability-2024-07 1295463 m, 54494 m/sec, 2361381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 25/415 20/2000 ASLink-PT-10a-CTLFireability-2024-07 1561229 m, 53153 m/sec, 3016608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 30/415 23/2000 ASLink-PT-10a-CTLFireability-2024-07 1712155 m, 30185 m/sec, 3766480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 35/415 25/2000 ASLink-PT-10a-CTLFireability-2024-07 1858109 m, 29190 m/sec, 4498927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 40/415 27/2000 ASLink-PT-10a-CTLFireability-2024-07 1994225 m, 27223 m/sec, 5258909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 45/415 29/2000 ASLink-PT-10a-CTLFireability-2024-07 2137285 m, 28612 m/sec, 5996748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 50/415 31/2000 ASLink-PT-10a-CTLFireability-2024-07 2282813 m, 29105 m/sec, 6747494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 55/415 33/2000 ASLink-PT-10a-CTLFireability-2024-07 2416616 m, 26760 m/sec, 7492475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 60/415 35/2000 ASLink-PT-10a-CTLFireability-2024-07 2565927 m, 29862 m/sec, 8242787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 65/415 37/2000 ASLink-PT-10a-CTLFireability-2024-07 2702129 m, 27240 m/sec, 8968793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 70/415 39/2000 ASLink-PT-10a-CTLFireability-2024-07 2831256 m, 25825 m/sec, 9706980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 75/415 41/2000 ASLink-PT-10a-CTLFireability-2024-07 2985493 m, 30847 m/sec, 10411848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 80/415 43/2000 ASLink-PT-10a-CTLFireability-2024-07 3112225 m, 25346 m/sec, 11160694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 85/415 45/2000 ASLink-PT-10a-CTLFireability-2024-07 3238059 m, 25166 m/sec, 11880109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 90/415 46/2000 ASLink-PT-10a-CTLFireability-2024-07 3358592 m, 24106 m/sec, 12608122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 95/415 48/2000 ASLink-PT-10a-CTLFireability-2024-07 3494112 m, 27104 m/sec, 13361473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 100/415 50/2000 ASLink-PT-10a-CTLFireability-2024-07 3617177 m, 24613 m/sec, 14119491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 105/415 52/2000 ASLink-PT-10a-CTLFireability-2024-07 3771793 m, 30923 m/sec, 14835010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 110/415 54/2000 ASLink-PT-10a-CTLFireability-2024-07 3898720 m, 25385 m/sec, 15585031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 115/415 56/2000 ASLink-PT-10a-CTLFireability-2024-07 4026777 m, 25611 m/sec, 16313708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 120/415 57/2000 ASLink-PT-10a-CTLFireability-2024-07 4148336 m, 24311 m/sec, 17050713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 125/415 59/2000 ASLink-PT-10a-CTLFireability-2024-07 4283653 m, 27063 m/sec, 17804011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 130/415 61/2000 ASLink-PT-10a-CTLFireability-2024-07 4408015 m, 24872 m/sec, 18561278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 135/415 63/2000 ASLink-PT-10a-CTLFireability-2024-07 4562747 m, 30946 m/sec, 19284528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 140/415 65/2000 ASLink-PT-10a-CTLFireability-2024-07 4689556 m, 25361 m/sec, 20033717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 145/415 67/2000 ASLink-PT-10a-CTLFireability-2024-07 4819337 m, 25956 m/sec, 20768587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 150/415 69/2000 ASLink-PT-10a-CTLFireability-2024-07 4941575 m, 24447 m/sec, 21514539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 155/415 71/2000 ASLink-PT-10a-CTLFireability-2024-07 5076983 m, 27081 m/sec, 22269758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 160/415 74/2000 ASLink-PT-10a-CTLFireability-2024-07 5206154 m, 25834 m/sec, 23024941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 165/415 76/2000 ASLink-PT-10a-CTLFireability-2024-07 5364654 m, 31700 m/sec, 23752610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 170/415 77/2000 ASLink-PT-10a-CTLFireability-2024-07 5475941 m, 22257 m/sec, 24462856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 175/415 79/2000 ASLink-PT-10a-CTLFireability-2024-07 5592986 m, 23409 m/sec, 25196683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 180/415 82/2000 ASLink-PT-10a-CTLFireability-2024-07 5767826 m, 34968 m/sec, 25882486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 185/415 83/2000 ASLink-PT-10a-CTLFireability-2024-07 5896384 m, 25711 m/sec, 26573763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 190/415 84/2000 ASLink-PT-10a-CTLFireability-2024-07 6006343 m, 21991 m/sec, 27240415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 195/415 85/2000 ASLink-PT-10a-CTLFireability-2024-07 6121218 m, 22975 m/sec, 27927780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 200/415 87/2000 ASLink-PT-10a-CTLFireability-2024-07 6247323 m, 25221 m/sec, 28670656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 205/415 89/2000 ASLink-PT-10a-CTLFireability-2024-07 6366768 m, 23889 m/sec, 29419708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 210/415 90/2000 ASLink-PT-10a-CTLFireability-2024-07 6483998 m, 23446 m/sec, 30136835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 215/415 92/2000 ASLink-PT-10a-CTLFireability-2024-07 6607253 m, 24651 m/sec, 30848911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 220/415 94/2000 ASLink-PT-10a-CTLFireability-2024-07 6727760 m, 24101 m/sec, 31572145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 225/415 95/2000 ASLink-PT-10a-CTLFireability-2024-07 6863503 m, 27148 m/sec, 32317482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 230/415 97/2000 ASLink-PT-10a-CTLFireability-2024-07 6983012 m, 23901 m/sec, 33066717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 235/415 99/2000 ASLink-PT-10a-CTLFireability-2024-07 7144030 m, 32203 m/sec, 33744931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 240/415 101/2000 ASLink-PT-10a-CTLFireability-2024-07 7276864 m, 26566 m/sec, 34447698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 245/415 102/2000 ASLink-PT-10a-CTLFireability-2024-07 7392118 m, 23050 m/sec, 35139024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 250/415 103/2000 ASLink-PT-10a-CTLFireability-2024-07 7509894 m, 23555 m/sec, 35846418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 255/415 105/2000 ASLink-PT-10a-CTLFireability-2024-07 7634932 m, 25007 m/sec, 36585238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 260/415 107/2000 ASLink-PT-10a-CTLFireability-2024-07 7754001 m, 23813 m/sec, 37329444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 265/415 109/2000 ASLink-PT-10a-CTLFireability-2024-07 7871420 m, 23483 m/sec, 38052807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 270/415 110/2000 ASLink-PT-10a-CTLFireability-2024-07 7996666 m, 25049 m/sec, 38773827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 275/415 112/2000 ASLink-PT-10a-CTLFireability-2024-07 8113409 m, 23348 m/sec, 39473468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 280/415 114/2000 ASLink-PT-10a-CTLFireability-2024-07 8248157 m, 26949 m/sec, 40217705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 285/415 116/2000 ASLink-PT-10a-CTLFireability-2024-07 8368374 m, 24043 m/sec, 40965625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 290/415 118/2000 ASLink-PT-10a-CTLFireability-2024-07 8535712 m, 33467 m/sec, 41681668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 295/415 120/2000 ASLink-PT-10a-CTLFireability-2024-07 8671934 m, 27244 m/sec, 42402892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 300/415 121/2000 ASLink-PT-10a-CTLFireability-2024-07 8788044 m, 23222 m/sec, 43107835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 305/415 123/2000 ASLink-PT-10a-CTLFireability-2024-07 8909304 m, 24252 m/sec, 43832271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 310/415 125/2000 ASLink-PT-10a-CTLFireability-2024-07 9035263 m, 25191 m/sec, 44572214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 315/415 126/2000 ASLink-PT-10a-CTLFireability-2024-07 9152364 m, 23420 m/sec, 45312377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 320/415 128/2000 ASLink-PT-10a-CTLFireability-2024-07 9272703 m, 24067 m/sec, 46033996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 325/415 130/2000 ASLink-PT-10a-CTLFireability-2024-07 9398733 m, 25206 m/sec, 46768134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 330/415 132/2000 ASLink-PT-10a-CTLFireability-2024-07 9522036 m, 24660 m/sec, 47506823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 335/415 134/2000 ASLink-PT-10a-CTLFireability-2024-07 9656840 m, 26960 m/sec, 48252766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 340/415 136/2000 ASLink-PT-10a-CTLFireability-2024-07 9776522 m, 23936 m/sec, 49000803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 345/415 139/2000 ASLink-PT-10a-CTLFireability-2024-07 9932328 m, 31161 m/sec, 49730432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 350/415 141/2000 ASLink-PT-10a-CTLFireability-2024-07 10062955 m, 26125 m/sec, 50401893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 355/415 142/2000 ASLink-PT-10a-CTLFireability-2024-07 10171660 m, 21741 m/sec, 51102737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 360/415 144/2000 ASLink-PT-10a-CTLFireability-2024-07 10288133 m, 23294 m/sec, 51827220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 365/415 146/2000 ASLink-PT-10a-CTLFireability-2024-07 10464734 m, 35320 m/sec, 52482598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 370/415 148/2000 ASLink-PT-10a-CTLFireability-2024-07 10606463 m, 28345 m/sec, 53150404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 375/415 149/2000 ASLink-PT-10a-CTLFireability-2024-07 10725356 m, 23778 m/sec, 53816655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 380/415 151/2000 ASLink-PT-10a-CTLFireability-2024-07 10843355 m, 23599 m/sec, 54470876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 385/415 152/2000 ASLink-PT-10a-CTLFireability-2024-07 10952702 m, 21869 m/sec, 55121606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 390/415 153/2000 ASLink-PT-10a-CTLFireability-2024-07 11050852 m, 19630 m/sec, 55774805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 395/415 154/2000 ASLink-PT-10a-CTLFireability-2024-07 11157126 m, 21254 m/sec, 56429856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 400/415 155/2000 ASLink-PT-10a-CTLFireability-2024-07 11270485 m, 22671 m/sec, 57100107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 405/415 156/2000 ASLink-PT-10a-CTLFireability-2024-07 11375680 m, 21039 m/sec, 57763248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 410/415 158/2000 ASLink-PT-10a-CTLFireability-2024-07 11499222 m, 24708 m/sec, 58496968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 415/415 159/2000 ASLink-PT-10a-CTLFireability-2024-07 11621030 m, 24361 m/sec, 59233715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for ASLink-PT-10a-CTLFireability-2024-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ASLink-PT-10a-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 415 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ASLink-PT-10a-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 2075 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for ASLink-PT-10a-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1714
[[35mlola[0m][I] fired transitions : 3276
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 22 (type EXCL) for ASLink-PT-10a-CTLFireability-2024-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ASLink-PT-10a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 517 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ASLink-PT-10a-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 304
[[35mlola[0m][I] fired transitions : 582
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ASLink-PT-10a-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 690 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-05: AFAG 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 5/690 5/2000 ASLink-PT-10a-CTLFireability-2024-05 397164 m, 79432 m/sec, 621964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for ASLink-PT-10a-CTLFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 717601
[[35mlola[0m][I] fired transitions : 1256572
[[35mlola[0m][I] time used : 10
[[35mlola[0m][I] memory pages used : 8
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 ASLink-PT-10a-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 1030 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 0/1030 1/2000 ASLink-PT-10a-CTLFireability-2023-12 55459 m, 11091 m/sec, 70379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 5/1030 6/2000 ASLink-PT-10a-CTLFireability-2023-12 468344 m, 82577 m/sec, 743060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 10/1030 10/2000 ASLink-PT-10a-CTLFireability-2023-12 814407 m, 69212 m/sec, 1477910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 15/1030 12/2000 ASLink-PT-10a-CTLFireability-2023-12 1076382 m, 52395 m/sec, 2312804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 20/1030 15/2000 ASLink-PT-10a-CTLFireability-2023-12 1340774 m, 52878 m/sec, 3145164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 25/1030 18/2000 ASLink-PT-10a-CTLFireability-2023-12 1603389 m, 52523 m/sec, 3971161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 30/1030 22/2000 ASLink-PT-10a-CTLFireability-2023-12 1910894 m, 61501 m/sec, 4727441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 35/1030 25/2000 ASLink-PT-10a-CTLFireability-2023-12 2220798 m, 61980 m/sec, 5476295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 40/1030 28/2000 ASLink-PT-10a-CTLFireability-2023-12 2516441 m, 59128 m/sec, 6236949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 45/1030 31/2000 ASLink-PT-10a-CTLFireability-2023-12 2795697 m, 55851 m/sec, 7016029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 50/1030 34/2000 ASLink-PT-10a-CTLFireability-2023-12 3063474 m, 53555 m/sec, 7813866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 55/1030 37/2000 ASLink-PT-10a-CTLFireability-2023-12 3360602 m, 59425 m/sec, 8576471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 60/1030 40/2000 ASLink-PT-10a-CTLFireability-2023-12 3640803 m, 56040 m/sec, 9357386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 586
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 65/1030 43/2000 ASLink-PT-10a-CTLFireability-2023-12 3893602 m, 50559 m/sec, 10175287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 70/1030 46/2000 ASLink-PT-10a-CTLFireability-2023-12 4151245 m, 51528 m/sec, 10979742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 592
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 75/1030 49/2000 ASLink-PT-10a-CTLFireability-2023-12 4397286 m, 49208 m/sec, 11793439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 80/1030 51/2000 ASLink-PT-10a-CTLFireability-2023-12 4634735 m, 47489 m/sec, 12607086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 85/1030 53/2000 ASLink-PT-10a-CTLFireability-2023-12 4882915 m, 49636 m/sec, 13417180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 90/1030 56/2000 ASLink-PT-10a-CTLFireability-2023-12 5084367 m, 40290 m/sec, 14286704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 95/1030 58/2000 ASLink-PT-10a-CTLFireability-2023-12 5297546 m, 42635 m/sec, 15139450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 100/1030 60/2000 ASLink-PT-10a-CTLFireability-2023-12 5527349 m, 45960 m/sec, 15974756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 105/1030 63/2000 ASLink-PT-10a-CTLFireability-2023-12 5759048 m, 46339 m/sec, 16801934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 110/1030 67/2000 ASLink-PT-10a-CTLFireability-2023-12 6024008 m, 52992 m/sec, 17609111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 613
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 115/1030 70/2000 ASLink-PT-10a-CTLFireability-2023-12 6287803 m, 52759 m/sec, 18396279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 120/1030 72/2000 ASLink-PT-10a-CTLFireability-2023-12 6506267 m, 43692 m/sec, 19224256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 125/1030 74/2000 ASLink-PT-10a-CTLFireability-2023-12 6706157 m, 39978 m/sec, 20084364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 130/1030 77/2000 ASLink-PT-10a-CTLFireability-2023-12 6923867 m, 43542 m/sec, 20921880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 135/1030 78/2000 ASLink-PT-10a-CTLFireability-2023-12 7108448 m, 36916 m/sec, 21778577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 140/1030 80/2000 ASLink-PT-10a-CTLFireability-2023-12 7340847 m, 46479 m/sec, 22598779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 145/1030 83/2000 ASLink-PT-10a-CTLFireability-2023-12 7606299 m, 53090 m/sec, 23400691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 150/1030 84/2000 ASLink-PT-10a-CTLFireability-2023-12 7848153 m, 48370 m/sec, 24221615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 630
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 155/1030 86/2000 ASLink-PT-10a-CTLFireability-2023-12 8078615 m, 46092 m/sec, 25037121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 632
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 160/1030 88/2000 ASLink-PT-10a-CTLFireability-2023-12 8298343 m, 43945 m/sec, 25851617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 634
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 165/1030 90/2000 ASLink-PT-10a-CTLFireability-2023-12 8524121 m, 45155 m/sec, 26651609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 170/1030 91/2000 ASLink-PT-10a-CTLFireability-2023-12 8743846 m, 43945 m/sec, 27452967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 175/1030 93/2000 ASLink-PT-10a-CTLFireability-2023-12 8973255 m, 45881 m/sec, 28242180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 180/1030 95/2000 ASLink-PT-10a-CTLFireability-2023-12 9182000 m, 41749 m/sec, 29053184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 641
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 185/1030 97/2000 ASLink-PT-10a-CTLFireability-2023-12 9405516 m, 44703 m/sec, 29877485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 190/1030 99/2000 ASLink-PT-10a-CTLFireability-2023-12 9628961 m, 44689 m/sec, 30700842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 645
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 195/1030 101/2000 ASLink-PT-10a-CTLFireability-2023-12 9837159 m, 41639 m/sec, 31538396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 200/1030 103/2000 ASLink-PT-10a-CTLFireability-2023-12 10081357 m, 48839 m/sec, 32372148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 205/1030 106/2000 ASLink-PT-10a-CTLFireability-2023-12 10315979 m, 46924 m/sec, 33187798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 652
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 210/1030 108/2000 ASLink-PT-10a-CTLFireability-2023-12 10535599 m, 43924 m/sec, 34019718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 654
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 215/1030 111/2000 ASLink-PT-10a-CTLFireability-2023-12 10773630 m, 47606 m/sec, 34833955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 657
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 220/1030 113/2000 ASLink-PT-10a-CTLFireability-2023-12 10989009 m, 43075 m/sec, 35662174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 225/1030 116/2000 ASLink-PT-10a-CTLFireability-2023-12 11236462 m, 49490 m/sec, 36458094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 662
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 230/1030 118/2000 ASLink-PT-10a-CTLFireability-2023-12 11502389 m, 53185 m/sec, 37214479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 664
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 235/1030 121/2000 ASLink-PT-10a-CTLFireability-2023-12 11730892 m, 45700 m/sec, 38043159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 240/1030 122/2000 ASLink-PT-10a-CTLFireability-2023-12 11942914 m, 42404 m/sec, 38880570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 668
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 245/1030 124/2000 ASLink-PT-10a-CTLFireability-2023-12 12142110 m, 39839 m/sec, 39710310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 250/1030 126/2000 ASLink-PT-10a-CTLFireability-2023-12 12387416 m, 49061 m/sec, 40507820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 255/1030 129/2000 ASLink-PT-10a-CTLFireability-2023-12 12611701 m, 44857 m/sec, 41315491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 675
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 260/1030 131/2000 ASLink-PT-10a-CTLFireability-2023-12 12864976 m, 50655 m/sec, 42121268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 265/1030 134/2000 ASLink-PT-10a-CTLFireability-2023-12 13117401 m, 50485 m/sec, 42924266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 680
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 270/1030 136/2000 ASLink-PT-10a-CTLFireability-2023-12 13345096 m, 45539 m/sec, 43722850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 682
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 275/1030 138/2000 ASLink-PT-10a-CTLFireability-2023-12 13524201 m, 35821 m/sec, 44572727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 684
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 280/1030 140/2000 ASLink-PT-10a-CTLFireability-2023-12 13744652 m, 44090 m/sec, 45393290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 686
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 285/1030 142/2000 ASLink-PT-10a-CTLFireability-2023-12 13977746 m, 46618 m/sec, 46203368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 688
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 290/1030 145/2000 ASLink-PT-10a-CTLFireability-2023-12 14202610 m, 44972 m/sec, 47020193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 691
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 295/1030 147/2000 ASLink-PT-10a-CTLFireability-2023-12 14402106 m, 39899 m/sec, 47867404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 693
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 300/1030 149/2000 ASLink-PT-10a-CTLFireability-2023-12 14627231 m, 45025 m/sec, 48683458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 695
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 305/1030 151/2000 ASLink-PT-10a-CTLFireability-2023-12 14869521 m, 48458 m/sec, 49474909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 697
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 310/1030 153/2000 ASLink-PT-10a-CTLFireability-2023-12 15085281 m, 43152 m/sec, 50295109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 315/1030 155/2000 ASLink-PT-10a-CTLFireability-2023-12 15291090 m, 41161 m/sec, 51127000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 320/1030 158/2000 ASLink-PT-10a-CTLFireability-2023-12 15526275 m, 47037 m/sec, 51925281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 704
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 325/1030 159/2000 ASLink-PT-10a-CTLFireability-2023-12 15731033 m, 40951 m/sec, 52762308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 705
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 330/1030 162/2000 ASLink-PT-10a-CTLFireability-2023-12 15976439 m, 49081 m/sec, 53556665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 708
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 335/1030 164/2000 ASLink-PT-10a-CTLFireability-2023-12 16206642 m, 46040 m/sec, 54363677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 710
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 340/1030 166/2000 ASLink-PT-10a-CTLFireability-2023-12 16459606 m, 50592 m/sec, 55140081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 712
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 345/1030 168/2000 ASLink-PT-10a-CTLFireability-2023-12 16678984 m, 43875 m/sec, 55935132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 350/1030 171/2000 ASLink-PT-10a-CTLFireability-2023-12 16945610 m, 53325 m/sec, 56676718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 717
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 355/1030 173/2000 ASLink-PT-10a-CTLFireability-2023-12 17153263 m, 41530 m/sec, 57494807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 719
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 360/1030 175/2000 ASLink-PT-10a-CTLFireability-2023-12 17402523 m, 49852 m/sec, 58285731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 721
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 365/1030 178/2000 ASLink-PT-10a-CTLFireability-2023-12 17671177 m, 53730 m/sec, 59042225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 724
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 370/1030 181/2000 ASLink-PT-10a-CTLFireability-2023-12 17911426 m, 48049 m/sec, 59851379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 727
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 375/1030 183/2000 ASLink-PT-10a-CTLFireability-2023-12 18132320 m, 44178 m/sec, 60650331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 729
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 380/1030 185/2000 ASLink-PT-10a-CTLFireability-2023-12 18360574 m, 45650 m/sec, 61449566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 731
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 385/1030 187/2000 ASLink-PT-10a-CTLFireability-2023-12 18594280 m, 46741 m/sec, 62242883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 733
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 390/1030 189/2000 ASLink-PT-10a-CTLFireability-2023-12 18878251 m, 56794 m/sec, 62979172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 735
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 395/1030 192/2000 ASLink-PT-10a-CTLFireability-2023-12 19128327 m, 50015 m/sec, 63741302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 738
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 400/1030 194/2000 ASLink-PT-10a-CTLFireability-2023-12 19346986 m, 43731 m/sec, 64510413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 740
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 405/1030 196/2000 ASLink-PT-10a-CTLFireability-2023-12 19596260 m, 49854 m/sec, 65284142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 742
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-10a-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 410/1030 198/2000 ASLink-PT-10a-CTLFireability-2023-12 19886783 m, 58104 m/sec, 65989549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 744
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-05: AFAG false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-06: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-10a-CTLFireability-2023-13: EF true findpath[0m
[[35mlola[0m][.] [1m[31mASLink-PT-10a-CTLFireability-2023-15: CTL false CTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ASLink-PT-10a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ASLink-PT-10a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620118800154"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ASLink-PT-10a.tgz
mv ASLink-PT-10a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;