About the Execution of LoLA for ASLink-PT-07b
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
7700.144 | 3600000.00 | 3665852.00 | 10141.50 | ???TFF????TFFF?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620118700116.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ASLink-PT-07b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620118700116
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.1K May 19 07:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K May 19 15:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:11 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 17:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 79K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 53K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.4K May 19 07:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 19 15:22 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.1M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ASLink-PT-07b-LTLFireability-00
FORMULA_NAME ASLink-PT-07b-LTLFireability-01
FORMULA_NAME ASLink-PT-07b-LTLFireability-02
FORMULA_NAME ASLink-PT-07b-LTLFireability-03
FORMULA_NAME ASLink-PT-07b-LTLFireability-04
FORMULA_NAME ASLink-PT-07b-LTLFireability-05
FORMULA_NAME ASLink-PT-07b-LTLFireability-06
FORMULA_NAME ASLink-PT-07b-LTLFireability-07
FORMULA_NAME ASLink-PT-07b-LTLFireability-08
FORMULA_NAME ASLink-PT-07b-LTLFireability-09
FORMULA_NAME ASLink-PT-07b-LTLFireability-10
FORMULA_NAME ASLink-PT-07b-LTLFireability-11
FORMULA_NAME ASLink-PT-07b-LTLFireability-12
FORMULA_NAME ASLink-PT-07b-LTLFireability-13
FORMULA_NAME ASLink-PT-07b-LTLFireability-14
FORMULA_NAME ASLink-PT-07b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717103406955
FORMULA ASLink-PT-07b-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-07b-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-07b-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-07b-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-07b-LTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-07b-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-07b-LTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 41 ASLink-PT-07b-LTLFireability-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for ASLink-PT-07b-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[*** LOG ERROR #0001 ***] [2024-05-30 21:10:11] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 51 (type CNST) for 48 ASLink-PT-07b-LTLFireability-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 51 (type CNST) for ASLink-PT-07b-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0002 ***] [2024-05-30 21:10:14] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 ASLink-PT-07b-LTLFireability-04
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for ASLink-PT-07b-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 91
[[35mlola[0m][I] fired transitions : 91
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 ASLink-PT-07b-LTLFireability-05
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for ASLink-PT-07b-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 93
[[35mlola[0m][I] fired transitions : 94
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 13 ASLink-PT-07b-LTLFireability-03
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 13 ASLink-PT-07b-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 13 ASLink-PT-07b-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 25 ASLink-PT-07b-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-03: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF FNDP 4/3593 0/5 ASLink-PT-07b-LTLFireability-03 752 attempts, .
[[35mlola[0m][.] 70 EF STEQ 4/3593 0/5 ASLink-PT-07b-LTLFireability-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF EXCL 4/256 1/2000 ASLink-PT-07b-LTLFireability-03 61798 m, 12359 m/sec, 90909 t fired, .
[[35mlola[0m][.] 76 EF STEQ 3/3592 0/5 ASLink-PT-07b-LTLFireability-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for ASLink-PT-07b-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 69 (type FNDP) for ASLink-PT-07b-LTLFireability-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 71 (type EXCL) for ASLink-PT-07b-LTLFireability-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 ASLink-PT-07b-LTLFireability-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for ASLink-PT-07b-LTLFireability-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 1146
[[35mlola[0m][I] time used : 5
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for ASLink-PT-07b-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 592
[[35mlola[0m][I] fired transitions : 592
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 ASLink-PT-07b-LTLFireability-10
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for ASLink-PT-07b-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 ASLink-PT-07b-LTLFireability-15
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for ASLink-PT-07b-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 4/326 1/2000 ASLink-PT-07b-LTLFireability-15 77092 m, 15418 m/sec, 346526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 9/326 2/2000 ASLink-PT-07b-LTLFireability-15 156727 m, 15927 m/sec, 806804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 14/326 2/2000 ASLink-PT-07b-LTLFireability-15 239373 m, 16529 m/sec, 1290863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 19/326 3/2000 ASLink-PT-07b-LTLFireability-15 327467 m, 17618 m/sec, 1770853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 24/326 4/2000 ASLink-PT-07b-LTLFireability-15 401369 m, 14780 m/sec, 2253766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 29/326 4/2000 ASLink-PT-07b-LTLFireability-15 473294 m, 14385 m/sec, 2739412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 34/326 5/2000 ASLink-PT-07b-LTLFireability-15 545830 m, 14507 m/sec, 3223983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 39/326 5/2000 ASLink-PT-07b-LTLFireability-15 623700 m, 15574 m/sec, 3707196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 44/326 6/2000 ASLink-PT-07b-LTLFireability-15 695264 m, 14312 m/sec, 4190214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 49/326 6/2000 ASLink-PT-07b-LTLFireability-15 766835 m, 14314 m/sec, 4674924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 54/326 7/2000 ASLink-PT-07b-LTLFireability-15 840333 m, 14699 m/sec, 5160860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 59/326 7/2000 ASLink-PT-07b-LTLFireability-15 916280 m, 15189 m/sec, 5646801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 64/326 8/2000 ASLink-PT-07b-LTLFireability-15 983975 m, 13539 m/sec, 6135328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 69/326 8/2000 ASLink-PT-07b-LTLFireability-15 1056854 m, 14575 m/sec, 6621819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 74/326 9/2000 ASLink-PT-07b-LTLFireability-15 1129876 m, 14604 m/sec, 7108282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 79/326 10/2000 ASLink-PT-07b-LTLFireability-15 1196725 m, 13369 m/sec, 7595360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 84/326 10/2000 ASLink-PT-07b-LTLFireability-15 1260239 m, 12702 m/sec, 8083761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 89/326 11/2000 ASLink-PT-07b-LTLFireability-15 1326101 m, 13172 m/sec, 8569517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 94/326 11/2000 ASLink-PT-07b-LTLFireability-15 1389300 m, 12639 m/sec, 9057401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 99/326 12/2000 ASLink-PT-07b-LTLFireability-15 1471095 m, 16359 m/sec, 9537085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 104/326 12/2000 ASLink-PT-07b-LTLFireability-15 1553611 m, 16503 m/sec, 10015014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 109/326 13/2000 ASLink-PT-07b-LTLFireability-15 1634420 m, 16161 m/sec, 10495089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 114/326 14/2000 ASLink-PT-07b-LTLFireability-15 1723169 m, 17749 m/sec, 10973309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 119/326 14/2000 ASLink-PT-07b-LTLFireability-15 1796153 m, 14596 m/sec, 11454491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 124/326 15/2000 ASLink-PT-07b-LTLFireability-15 1867507 m, 14270 m/sec, 11937121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 129/326 15/2000 ASLink-PT-07b-LTLFireability-15 1939409 m, 14380 m/sec, 12421126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 134/326 16/2000 ASLink-PT-07b-LTLFireability-15 2017864 m, 15691 m/sec, 12902466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 139/326 16/2000 ASLink-PT-07b-LTLFireability-15 2088519 m, 14131 m/sec, 13385406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 144/326 17/2000 ASLink-PT-07b-LTLFireability-15 2159746 m, 14245 m/sec, 13868031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 149/326 17/2000 ASLink-PT-07b-LTLFireability-15 2233286 m, 14708 m/sec, 14352290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 154/326 18/2000 ASLink-PT-07b-LTLFireability-15 2308992 m, 15141 m/sec, 14836767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 159/326 18/2000 ASLink-PT-07b-LTLFireability-15 2376212 m, 13444 m/sec, 15325020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 164/326 19/2000 ASLink-PT-07b-LTLFireability-15 2448879 m, 14533 m/sec, 15808502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 169/326 20/2000 ASLink-PT-07b-LTLFireability-15 2521709 m, 14566 m/sec, 16292390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 174/326 20/2000 ASLink-PT-07b-LTLFireability-15 2587959 m, 13250 m/sec, 16777664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 179/326 20/2000 ASLink-PT-07b-LTLFireability-15 2651490 m, 12706 m/sec, 17264781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 184/326 21/2000 ASLink-PT-07b-LTLFireability-15 2717270 m, 13156 m/sec, 17749866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 189/326 21/2000 ASLink-PT-07b-LTLFireability-15 2780345 m, 12615 m/sec, 18236500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 194/326 22/2000 ASLink-PT-07b-LTLFireability-15 2862448 m, 16420 m/sec, 18716133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 199/326 23/2000 ASLink-PT-07b-LTLFireability-15 2944995 m, 16509 m/sec, 19193755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 204/326 23/2000 ASLink-PT-07b-LTLFireability-15 3025783 m, 16157 m/sec, 19673261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 209/326 24/2000 ASLink-PT-07b-LTLFireability-15 3114350 m, 17713 m/sec, 20150694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 214/326 25/2000 ASLink-PT-07b-LTLFireability-15 3186994 m, 14528 m/sec, 20631603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 219/326 25/2000 ASLink-PT-07b-LTLFireability-15 3258491 m, 14299 m/sec, 21114393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 224/326 26/2000 ASLink-PT-07b-LTLFireability-15 3330140 m, 14329 m/sec, 21596983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 229/326 26/2000 ASLink-PT-07b-LTLFireability-15 3408465 m, 15665 m/sec, 22077782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 234/326 27/2000 ASLink-PT-07b-LTLFireability-15 3478831 m, 14073 m/sec, 22559531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 239/326 27/2000 ASLink-PT-07b-LTLFireability-15 3549969 m, 14227 m/sec, 23041427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 244/326 28/2000 ASLink-PT-07b-LTLFireability-15 3623093 m, 14624 m/sec, 23522575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 249/326 28/2000 ASLink-PT-07b-LTLFireability-15 3698262 m, 15033 m/sec, 24003158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 254/326 29/2000 ASLink-PT-07b-LTLFireability-15 3765103 m, 13368 m/sec, 24488146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 259/326 29/2000 ASLink-PT-07b-LTLFireability-15 3837449 m, 14469 m/sec, 24969821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 264/326 30/2000 ASLink-PT-07b-LTLFireability-15 3909859 m, 14482 m/sec, 25451152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 269/326 30/2000 ASLink-PT-07b-LTLFireability-15 3976168 m, 13261 m/sec, 25934273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 274/326 31/2000 ASLink-PT-07b-LTLFireability-15 4039162 m, 12598 m/sec, 26418907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 279/326 31/2000 ASLink-PT-07b-LTLFireability-15 4104568 m, 13081 m/sec, 26901826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 284/326 32/2000 ASLink-PT-07b-LTLFireability-15 4166705 m, 12427 m/sec, 27384679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 289/326 33/2000 ASLink-PT-07b-LTLFireability-15 4246203 m, 15899 m/sec, 27862041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 294/326 33/2000 ASLink-PT-07b-LTLFireability-15 4329940 m, 16747 m/sec, 28343202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 299/326 34/2000 ASLink-PT-07b-LTLFireability-15 4416095 m, 17231 m/sec, 28825638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 304/326 34/2000 ASLink-PT-07b-LTLFireability-15 4488039 m, 14388 m/sec, 29310110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 309/326 35/2000 ASLink-PT-07b-LTLFireability-15 4559670 m, 14326 m/sec, 29795805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 314/326 35/2000 ASLink-PT-07b-LTLFireability-15 4633108 m, 14687 m/sec, 30281647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 319/326 36/2000 ASLink-PT-07b-LTLFireability-15 4704938 m, 14366 m/sec, 30768598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 324/326 36/2000 ASLink-PT-07b-LTLFireability-15 4767198 m, 12452 m/sec, 31257809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 66 (type EXCL) for ASLink-PT-07b-LTLFireability-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 ASLink-PT-07b-LTLFireability-14
[[35mlola[0m][I] time limit : 325 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 ASLink-PT-07b-LTLFireability-15
[[35mlola[0m][I] time limit : 3259 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for ASLink-PT-07b-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 592
[[35mlola[0m][I] fired transitions : 592
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 5/325 1/5 ASLink-PT-07b-LTLFireability-15 92906 m, -934858 m/sec, 435318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 10/325 2/5 ASLink-PT-07b-LTLFireability-15 175850 m, 16588 m/sec, 917077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 15/325 2/5 ASLink-PT-07b-LTLFireability-15 260494 m, 16928 m/sec, 1398010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 20/325 3/5 ASLink-PT-07b-LTLFireability-15 345793 m, 17059 m/sec, 1877853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 25/325 4/5 ASLink-PT-07b-LTLFireability-15 417997 m, 14440 m/sec, 2363589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 30/325 4/5 ASLink-PT-07b-LTLFireability-15 489727 m, 14346 m/sec, 2850317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 35/325 5/5 ASLink-PT-07b-LTLFireability-15 563319 m, 14718 m/sec, 3337084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 40/325 5/5 ASLink-PT-07b-LTLFireability-15 641162 m, 15568 m/sec, 3822745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 66 (type EXCL) for ASLink-PT-07b-LTLFireability-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 ASLink-PT-07b-LTLFireability-09
[[35mlola[0m][I] time limit : 357 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 5/357 1/2000 ASLink-PT-07b-LTLFireability-09 82255 m, 16451 m/sec, 449396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 10/357 2/2000 ASLink-PT-07b-LTLFireability-09 160113 m, 15571 m/sec, 933798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 15/357 3/2000 ASLink-PT-07b-LTLFireability-09 234235 m, 14824 m/sec, 1419756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 20/357 4/2000 ASLink-PT-07b-LTLFireability-09 308247 m, 14802 m/sec, 1907229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 25/357 4/2000 ASLink-PT-07b-LTLFireability-09 377940 m, 13938 m/sec, 2384431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 30/357 5/2000 ASLink-PT-07b-LTLFireability-09 443710 m, 13154 m/sec, 2876849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 35/357 6/2000 ASLink-PT-07b-LTLFireability-09 521195 m, 15497 m/sec, 3363820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 40/357 7/2000 ASLink-PT-07b-LTLFireability-09 601956 m, 16152 m/sec, 3846715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 45/357 7/2000 ASLink-PT-07b-LTLFireability-09 676166 m, 14842 m/sec, 4331654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 50/357 8/2000 ASLink-PT-07b-LTLFireability-09 748271 m, 14421 m/sec, 4816328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 55/357 9/2000 ASLink-PT-07b-LTLFireability-09 820452 m, 14436 m/sec, 5303864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 60/357 9/2000 ASLink-PT-07b-LTLFireability-09 887670 m, 13443 m/sec, 5790693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 65/357 10/2000 ASLink-PT-07b-LTLFireability-09 959450 m, 14356 m/sec, 6276089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 70/357 11/2000 ASLink-PT-07b-LTLFireability-09 1043625 m, 16835 m/sec, 6756099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 75/357 12/2000 ASLink-PT-07b-LTLFireability-09 1115517 m, 14378 m/sec, 7240011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 80/357 12/2000 ASLink-PT-07b-LTLFireability-09 1188410 m, 14578 m/sec, 7723456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 85/357 13/2000 ASLink-PT-07b-LTLFireability-09 1260589 m, 14435 m/sec, 8208377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 90/357 14/2000 ASLink-PT-07b-LTLFireability-09 1330648 m, 14011 m/sec, 8693547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 95/357 14/2000 ASLink-PT-07b-LTLFireability-09 1395091 m, 12888 m/sec, 9180615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 100/357 15/2000 ASLink-PT-07b-LTLFireability-09 1479730 m, 16927 m/sec, 9665941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 105/357 16/2000 ASLink-PT-07b-LTLFireability-09 1552419 m, 14537 m/sec, 10153543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 110/357 16/2000 ASLink-PT-07b-LTLFireability-09 1616774 m, 12871 m/sec, 10643697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 115/357 17/2000 ASLink-PT-07b-LTLFireability-09 1682062 m, 13057 m/sec, 11131946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 120/357 17/2000 ASLink-PT-07b-LTLFireability-09 1746516 m, 12890 m/sec, 11620429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 125/357 18/2000 ASLink-PT-07b-LTLFireability-09 1808666 m, 12430 m/sec, 12109276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 130/357 18/2000 ASLink-PT-07b-LTLFireability-09 1867975 m, 11861 m/sec, 12600330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 135/357 19/2000 ASLink-PT-07b-LTLFireability-09 1928060 m, 12017 m/sec, 13091266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 140/357 19/2000 ASLink-PT-07b-LTLFireability-09 2000538 m, 14495 m/sec, 13573694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 145/357 20/2000 ASLink-PT-07b-LTLFireability-09 2066674 m, 13227 m/sec, 14058907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 150/357 20/2000 ASLink-PT-07b-LTLFireability-09 2131566 m, 12978 m/sec, 14544251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 155/357 21/2000 ASLink-PT-07b-LTLFireability-09 2194448 m, 12576 m/sec, 15029935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 160/357 21/2000 ASLink-PT-07b-LTLFireability-09 2257504 m, 12611 m/sec, 15517959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 165/357 22/2000 ASLink-PT-07b-LTLFireability-09 2318006 m, 12100 m/sec, 16004973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 170/357 22/2000 ASLink-PT-07b-LTLFireability-09 2374865 m, 11371 m/sec, 16492858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 175/357 23/2000 ASLink-PT-07b-LTLFireability-09 2445824 m, 14191 m/sec, 16973760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 180/357 23/2000 ASLink-PT-07b-LTLFireability-09 2514264 m, 13688 m/sec, 17456035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 185/357 24/2000 ASLink-PT-07b-LTLFireability-09 2578381 m, 12823 m/sec, 17939435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 190/357 24/2000 ASLink-PT-07b-LTLFireability-09 2640897 m, 12503 m/sec, 18422519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 195/357 25/2000 ASLink-PT-07b-LTLFireability-09 2703625 m, 12545 m/sec, 18908247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 200/357 25/2000 ASLink-PT-07b-LTLFireability-09 2766114 m, 12497 m/sec, 19392282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 205/357 26/2000 ASLink-PT-07b-LTLFireability-09 2822735 m, 11324 m/sec, 19879476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 210/357 26/2000 ASLink-PT-07b-LTLFireability-09 2890113 m, 13475 m/sec, 20367024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 215/357 27/2000 ASLink-PT-07b-LTLFireability-09 2965947 m, 15166 m/sec, 20852014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 220/357 27/2000 ASLink-PT-07b-LTLFireability-09 3035201 m, 13850 m/sec, 21339558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 225/357 28/2000 ASLink-PT-07b-LTLFireability-09 3100205 m, 13000 m/sec, 21829249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 230/357 28/2000 ASLink-PT-07b-LTLFireability-09 3163651 m, 12689 m/sec, 22318735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 235/357 29/2000 ASLink-PT-07b-LTLFireability-09 3226607 m, 12591 m/sec, 22809322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 240/357 29/2000 ASLink-PT-07b-LTLFireability-09 3289605 m, 12599 m/sec, 23298882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 245/357 30/2000 ASLink-PT-07b-LTLFireability-09 3346809 m, 11440 m/sec, 23790619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 250/357 30/2000 ASLink-PT-07b-LTLFireability-09 3414905 m, 13619 m/sec, 24275728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 255/357 31/2000 ASLink-PT-07b-LTLFireability-09 3485479 m, 14114 m/sec, 24757820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 260/357 32/2000 ASLink-PT-07b-LTLFireability-09 3548143 m, 12532 m/sec, 25241679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 265/357 32/2000 ASLink-PT-07b-LTLFireability-09 3611921 m, 12755 m/sec, 25723740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 270/357 33/2000 ASLink-PT-07b-LTLFireability-09 3674912 m, 12598 m/sec, 26206799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 275/357 33/2000 ASLink-PT-07b-LTLFireability-09 3737136 m, 12444 m/sec, 26688638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 280/357 34/2000 ASLink-PT-07b-LTLFireability-09 3794270 m, 11426 m/sec, 27171623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 285/357 34/2000 ASLink-PT-07b-LTLFireability-09 3857244 m, 12594 m/sec, 27653126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 290/357 35/2000 ASLink-PT-07b-LTLFireability-09 3928668 m, 14284 m/sec, 28131131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 295/357 35/2000 ASLink-PT-07b-LTLFireability-09 3991243 m, 12515 m/sec, 28610950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 300/357 36/2000 ASLink-PT-07b-LTLFireability-09 4055219 m, 12795 m/sec, 29090217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 305/357 36/2000 ASLink-PT-07b-LTLFireability-09 4118561 m, 12668 m/sec, 29569959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 310/357 37/2000 ASLink-PT-07b-LTLFireability-09 4179585 m, 12204 m/sec, 30050371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 315/357 37/2000 ASLink-PT-07b-LTLFireability-09 4238559 m, 11794 m/sec, 30533346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 320/357 38/2000 ASLink-PT-07b-LTLFireability-09 4295074 m, 11303 m/sec, 31016054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 325/357 38/2000 ASLink-PT-07b-LTLFireability-09 4372487 m, 15482 m/sec, 31497967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 330/357 39/2000 ASLink-PT-07b-LTLFireability-09 4443871 m, 14276 m/sec, 31978777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 335/357 40/2000 ASLink-PT-07b-LTLFireability-09 4508341 m, 12894 m/sec, 32463645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 340/357 40/2000 ASLink-PT-07b-LTLFireability-09 4572995 m, 12930 m/sec, 32947714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 345/357 41/2000 ASLink-PT-07b-LTLFireability-09 4636593 m, 12719 m/sec, 33430929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 350/357 41/2000 ASLink-PT-07b-LTLFireability-09 4698449 m, 12371 m/sec, 33917182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 355/357 42/2000 ASLink-PT-07b-LTLFireability-09 4757688 m, 11847 m/sec, 34403685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 36 (type EXCL) for ASLink-PT-07b-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 ASLink-PT-07b-LTLFireability-08
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 ASLink-PT-07b-LTLFireability-09
[[35mlola[0m][I] time limit : 2854 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for ASLink-PT-07b-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 592
[[35mlola[0m][I] fired transitions : 592
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 5/356 1/5 ASLink-PT-07b-LTLFireability-09 79575 m, -935622 m/sec, 434705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 10/356 2/5 ASLink-PT-07b-LTLFireability-09 156729 m, 15430 m/sec, 912226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 15/356 3/5 ASLink-PT-07b-LTLFireability-09 230043 m, 14662 m/sec, 1391495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 20/356 4/5 ASLink-PT-07b-LTLFireability-09 303075 m, 14606 m/sec, 1872375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 25/356 4/5 ASLink-PT-07b-LTLFireability-09 373495 m, 14084 m/sec, 2355411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 30/356 5/5 ASLink-PT-07b-LTLFireability-09 438898 m, 13080 m/sec, 2839487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 36 (type EXCL) for ASLink-PT-07b-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-07: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 25 ASLink-PT-07b-LTLFireability-07
[[35mlola[0m][I] time limit : 402 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for ASLink-PT-07b-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 592
[[35mlola[0m][I] fired transitions : 592
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 ASLink-PT-07b-LTLFireability-06
[[35mlola[0m][I] time limit : 563 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for ASLink-PT-07b-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 9 (type EXCL) for 6 ASLink-PT-07b-LTLFireability-02
[[35mlola[0m][I] time limit : 704 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 9 (type EXCL) for ASLink-PT-07b-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 592
[[35mlola[0m][I] fired transitions : 592
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ASLink-PT-07b-LTLFireability-01
[[35mlola[0m][I] time limit : 1409 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/1409 1/2000 ASLink-PT-07b-LTLFireability-01 82098 m, 16419 m/sec, 448655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/1409 2/2000 ASLink-PT-07b-LTLFireability-01 159953 m, 15571 m/sec, 932621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/1409 3/2000 ASLink-PT-07b-LTLFireability-01 234192 m, 14847 m/sec, 1419465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/1409 4/2000 ASLink-PT-07b-LTLFireability-01 308096 m, 14780 m/sec, 1906165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/1409 4/2000 ASLink-PT-07b-LTLFireability-01 379628 m, 14306 m/sec, 2395131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/1409 5/2000 ASLink-PT-07b-LTLFireability-01 444653 m, 13005 m/sec, 2884758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/1409 6/2000 ASLink-PT-07b-LTLFireability-01 521929 m, 15455 m/sec, 3368518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/1409 6/2000 ASLink-PT-07b-LTLFireability-01 602336 m, 16081 m/sec, 3849445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/1409 7/2000 ASLink-PT-07b-LTLFireability-01 676772 m, 14887 m/sec, 4335539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/1409 8/2000 ASLink-PT-07b-LTLFireability-01 749030 m, 14451 m/sec, 4821756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/1409 9/2000 ASLink-PT-07b-LTLFireability-01 821189 m, 14431 m/sec, 5309407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/1409 9/2000 ASLink-PT-07b-LTLFireability-01 888475 m, 13457 m/sec, 5797176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/1409 10/2000 ASLink-PT-07b-LTLFireability-01 960756 m, 14456 m/sec, 6282520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/1409 11/2000 ASLink-PT-07b-LTLFireability-01 1044930 m, 16834 m/sec, 6764606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/1409 12/2000 ASLink-PT-07b-LTLFireability-01 1117069 m, 14427 m/sec, 7250653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/1409 12/2000 ASLink-PT-07b-LTLFireability-01 1190183 m, 14622 m/sec, 7736029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/1409 13/2000 ASLink-PT-07b-LTLFireability-01 1263259 m, 14615 m/sec, 8223123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/1409 14/2000 ASLink-PT-07b-LTLFireability-01 1332948 m, 13937 m/sec, 8709882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/1409 14/2000 ASLink-PT-07b-LTLFireability-01 1397363 m, 12883 m/sec, 9198202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/1409 15/2000 ASLink-PT-07b-LTLFireability-01 1482517 m, 17030 m/sec, 9684151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/1409 16/2000 ASLink-PT-07b-LTLFireability-01 1555543 m, 14605 m/sec, 10172812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/1409 16/2000 ASLink-PT-07b-LTLFireability-01 1619217 m, 12734 m/sec, 10664249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/1409 17/2000 ASLink-PT-07b-LTLFireability-01 1685189 m, 13194 m/sec, 11155578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/1409 17/2000 ASLink-PT-07b-LTLFireability-01 1750089 m, 12980 m/sec, 11647898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/1409 18/2000 ASLink-PT-07b-LTLFireability-01 1812604 m, 12503 m/sec, 12140981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/1409 18/2000 ASLink-PT-07b-LTLFireability-01 1872139 m, 11907 m/sec, 12635553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/1409 19/2000 ASLink-PT-07b-LTLFireability-01 1934294 m, 12431 m/sec, 13127953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/1409 19/2000 ASLink-PT-07b-LTLFireability-01 2006580 m, 14457 m/sec, 13612836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/1409 20/2000 ASLink-PT-07b-LTLFireability-01 2071970 m, 13078 m/sec, 14098162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/1409 20/2000 ASLink-PT-07b-LTLFireability-01 2136273 m, 12860 m/sec, 14581523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/1409 21/2000 ASLink-PT-07b-LTLFireability-01 2199366 m, 12618 m/sec, 15065294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/1409 21/2000 ASLink-PT-07b-LTLFireability-01 2261858 m, 12498 m/sec, 15551854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/1409 22/2000 ASLink-PT-07b-LTLFireability-01 2321781 m, 11984 m/sec, 16038933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/1409 22/2000 ASLink-PT-07b-LTLFireability-01 2378867 m, 11417 m/sec, 16526784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/1409 23/2000 ASLink-PT-07b-LTLFireability-01 2450641 m, 14354 m/sec, 17008462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/1409 23/2000 ASLink-PT-07b-LTLFireability-01 2518799 m, 13631 m/sec, 17490779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/1409 24/2000 ASLink-PT-07b-LTLFireability-01 2583688 m, 12977 m/sec, 17977019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/1409 24/2000 ASLink-PT-07b-LTLFireability-01 2646300 m, 12522 m/sec, 18462933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/1409 25/2000 ASLink-PT-07b-LTLFireability-01 2708850 m, 12510 m/sec, 18949819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/1409 25/2000 ASLink-PT-07b-LTLFireability-01 2770805 m, 12391 m/sec, 19433718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/1409 25/2000 ASLink-PT-07b-LTLFireability-01 2827394 m, 11317 m/sec, 19919656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 210/1409 26/2000 ASLink-PT-07b-LTLFireability-01 2896328 m, 13786 m/sec, 20405970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 215/1409 27/2000 ASLink-PT-07b-LTLFireability-01 2971463 m, 15027 m/sec, 20891409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 220/1409 27/2000 ASLink-PT-07b-LTLFireability-01 3040427 m, 13792 m/sec, 21379723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 225/1409 28/2000 ASLink-PT-07b-LTLFireability-01 3105792 m, 13073 m/sec, 21869584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 230/1409 28/2000 ASLink-PT-07b-LTLFireability-01 3168834 m, 12608 m/sec, 22359148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 235/1409 29/2000 ASLink-PT-07b-LTLFireability-01 3232549 m, 12743 m/sec, 22852101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 240/1409 29/2000 ASLink-PT-07b-LTLFireability-01 3294790 m, 12448 m/sec, 23343727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/1409 30/2000 ASLink-PT-07b-LTLFireability-01 3352113 m, 11464 m/sec, 23836826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/1409 30/2000 ASLink-PT-07b-LTLFireability-01 3421613 m, 13900 m/sec, 24322789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 255/1409 31/2000 ASLink-PT-07b-LTLFireability-01 3491674 m, 14012 m/sec, 24807420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 260/1409 31/2000 ASLink-PT-07b-LTLFireability-01 3555254 m, 12716 m/sec, 25294825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 265/1409 32/2000 ASLink-PT-07b-LTLFireability-01 3618581 m, 12665 m/sec, 25777818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 270/1409 32/2000 ASLink-PT-07b-LTLFireability-01 3681898 m, 12663 m/sec, 26261113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 275/1409 33/2000 ASLink-PT-07b-LTLFireability-01 3744412 m, 12502 m/sec, 26744261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 280/1409 33/2000 ASLink-PT-07b-LTLFireability-01 3800842 m, 11286 m/sec, 27228692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 285/1409 34/2000 ASLink-PT-07b-LTLFireability-01 3865669 m, 12965 m/sec, 27710416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 290/1409 35/2000 ASLink-PT-07b-LTLFireability-01 3937212 m, 14308 m/sec, 28189689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 295/1409 35/2000 ASLink-PT-07b-LTLFireability-01 3999583 m, 12474 m/sec, 28671472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 300/1409 36/2000 ASLink-PT-07b-LTLFireability-01 4063349 m, 12753 m/sec, 29153171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 305/1409 36/2000 ASLink-PT-07b-LTLFireability-01 4127383 m, 12806 m/sec, 29636209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 310/1409 37/2000 ASLink-PT-07b-LTLFireability-01 4188486 m, 12220 m/sec, 30119726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 315/1409 37/2000 ASLink-PT-07b-LTLFireability-01 4246699 m, 11642 m/sec, 30603567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 320/1409 38/2000 ASLink-PT-07b-LTLFireability-01 4307094 m, 12079 m/sec, 31087058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 325/1409 38/2000 ASLink-PT-07b-LTLFireability-01 4383358 m, 15252 m/sec, 31572639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 330/1409 39/2000 ASLink-PT-07b-LTLFireability-01 4455924 m, 14513 m/sec, 32057567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 335/1409 39/2000 ASLink-PT-07b-LTLFireability-01 4518678 m, 12550 m/sec, 32542851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 340/1409 40/2000 ASLink-PT-07b-LTLFireability-01 4583481 m, 12960 m/sec, 33029807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 345/1409 40/2000 ASLink-PT-07b-LTLFireability-01 4648082 m, 12920 m/sec, 33517976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 350/1409 41/2000 ASLink-PT-07b-LTLFireability-01 4710044 m, 12392 m/sec, 34008268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 355/1409 41/2000 ASLink-PT-07b-LTLFireability-01 4769005 m, 11792 m/sec, 34499129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 360/1409 42/2000 ASLink-PT-07b-LTLFireability-01 4831087 m, 12416 m/sec, 34988140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 365/1409 43/2000 ASLink-PT-07b-LTLFireability-01 4902862 m, 14355 m/sec, 35469572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 370/1409 43/2000 ASLink-PT-07b-LTLFireability-01 4968053 m, 13038 m/sec, 35954531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 375/1409 44/2000 ASLink-PT-07b-LTLFireability-01 5032625 m, 12914 m/sec, 36439220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 380/1409 44/2000 ASLink-PT-07b-LTLFireability-01 5096034 m, 12681 m/sec, 36924991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 385/1409 45/2000 ASLink-PT-07b-LTLFireability-01 5158489 m, 12491 m/sec, 37412430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 390/1409 45/2000 ASLink-PT-07b-LTLFireability-01 5218299 m, 11962 m/sec, 37899629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 395/1409 46/2000 ASLink-PT-07b-LTLFireability-01 5275449 m, 11430 m/sec, 38387619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 400/1409 46/2000 ASLink-PT-07b-LTLFireability-01 5347424 m, 14395 m/sec, 38868917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 405/1409 47/2000 ASLink-PT-07b-LTLFireability-01 5415640 m, 13643 m/sec, 39352448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 410/1409 47/2000 ASLink-PT-07b-LTLFireability-01 5480417 m, 12955 m/sec, 39837815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 415/1409 48/2000 ASLink-PT-07b-LTLFireability-01 5542799 m, 12476 m/sec, 40322274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 420/1409 48/2000 ASLink-PT-07b-LTLFireability-01 5605343 m, 12508 m/sec, 40807855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 425/1409 49/2000 ASLink-PT-07b-LTLFireability-01 5667058 m, 12343 m/sec, 41291933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 430/1409 49/2000 ASLink-PT-07b-LTLFireability-01 5723661 m, 11320 m/sec, 41777473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 435/1409 50/2000 ASLink-PT-07b-LTLFireability-01 5793148 m, 13897 m/sec, 42264230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 440/1409 51/2000 ASLink-PT-07b-LTLFireability-01 5867908 m, 14952 m/sec, 42750126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 445/1409 51/2000 ASLink-PT-07b-LTLFireability-01 5936831 m, 13784 m/sec, 43237978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 450/1409 52/2000 ASLink-PT-07b-LTLFireability-01 6002072 m, 13048 m/sec, 43726949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 455/1409 52/2000 ASLink-PT-07b-LTLFireability-01 6065176 m, 12620 m/sec, 44217155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 460/1409 53/2000 ASLink-PT-07b-LTLFireability-01 6128836 m, 12732 m/sec, 44709502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 465/1409 53/2000 ASLink-PT-07b-LTLFireability-01 6191056 m, 12444 m/sec, 45201529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 470/1409 54/2000 ASLink-PT-07b-LTLFireability-01 6248405 m, 11469 m/sec, 45694981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 475/1409 54/2000 ASLink-PT-07b-LTLFireability-01 6318168 m, 13952 m/sec, 46181028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 480/1409 55/2000 ASLink-PT-07b-LTLFireability-01 6387914 m, 13949 m/sec, 46664912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 485/1409 55/2000 ASLink-PT-07b-LTLFireability-01 6451578 m, 12732 m/sec, 47151610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 490/1409 56/2000 ASLink-PT-07b-LTLFireability-01 6515157 m, 12715 m/sec, 47637817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 495/1409 56/2000 ASLink-PT-07b-LTLFireability-01 6579004 m, 12769 m/sec, 48125906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 500/1409 57/2000 ASLink-PT-07b-LTLFireability-01 6641640 m, 12527 m/sec, 48610051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 505/1409 57/2000 ASLink-PT-07b-LTLFireability-01 6698288 m, 11329 m/sec, 49097491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 510/1409 58/2000 ASLink-PT-07b-LTLFireability-01 6763526 m, 13047 m/sec, 49577557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 515/1409 59/2000 ASLink-PT-07b-LTLFireability-01 6834650 m, 14224 m/sec, 50054822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 520/1409 59/2000 ASLink-PT-07b-LTLFireability-01 6896648 m, 12399 m/sec, 50535294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 525/1409 60/2000 ASLink-PT-07b-LTLFireability-01 6960310 m, 12732 m/sec, 51016319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 530/1409 60/2000 ASLink-PT-07b-LTLFireability-01 7024280 m, 12794 m/sec, 51498609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 535/1409 61/2000 ASLink-PT-07b-LTLFireability-01 7084999 m, 12143 m/sec, 51979560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 540/1409 61/2000 ASLink-PT-07b-LTLFireability-01 7143111 m, 11622 m/sec, 52463166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 545/1409 62/2000 ASLink-PT-07b-LTLFireability-01 7203393 m, 12056 m/sec, 52944294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 550/1409 62/2000 ASLink-PT-07b-LTLFireability-01 7279931 m, 15307 m/sec, 53426748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 555/1409 63/2000 ASLink-PT-07b-LTLFireability-01 7352116 m, 14437 m/sec, 53909067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 560/1409 63/2000 ASLink-PT-07b-LTLFireability-01 7414417 m, 12460 m/sec, 54392852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 565/1409 64/2000 ASLink-PT-07b-LTLFireability-01 7479855 m, 13087 m/sec, 54880316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 570/1409 64/2000 ASLink-PT-07b-LTLFireability-01 7544403 m, 12909 m/sec, 55369411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 575/1409 65/2000 ASLink-PT-07b-LTLFireability-01 7606667 m, 12452 m/sec, 55860513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 580/1409 65/2000 ASLink-PT-07b-LTLFireability-01 7665505 m, 11767 m/sec, 56348956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 585/1409 66/2000 ASLink-PT-07b-LTLFireability-01 7726401 m, 12179 m/sec, 56836106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 590/1409 67/2000 ASLink-PT-07b-LTLFireability-01 7798037 m, 14327 m/sec, 57316997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 595/1409 67/2000 ASLink-PT-07b-LTLFireability-01 7863602 m, 13113 m/sec, 57799127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 600/1409 68/2000 ASLink-PT-07b-LTLFireability-01 7928148 m, 12909 m/sec, 58284020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 605/1409 68/2000 ASLink-PT-07b-LTLFireability-01 7990959 m, 12562 m/sec, 58768707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 610/1409 69/2000 ASLink-PT-07b-LTLFireability-01 8053621 m, 12532 m/sec, 59253503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 615/1409 69/2000 ASLink-PT-07b-LTLFireability-01 8113574 m, 11990 m/sec, 59737820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 620/1409 70/2000 ASLink-PT-07b-LTLFireability-01 8170103 m, 11305 m/sec, 60222619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 625/1409 70/2000 ASLink-PT-07b-LTLFireability-01 8241183 m, 14216 m/sec, 60702907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 630/1409 71/2000 ASLink-PT-07b-LTLFireability-01 8309596 m, 13682 m/sec, 61186278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 635/1409 71/2000 ASLink-PT-07b-LTLFireability-01 8374204 m, 12921 m/sec, 61671170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 640/1409 72/2000 ASLink-PT-07b-LTLFireability-01 8436910 m, 12541 m/sec, 62155600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 645/1409 72/2000 ASLink-PT-07b-LTLFireability-01 8499487 m, 12515 m/sec, 62643431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 650/1409 73/2000 ASLink-PT-07b-LTLFireability-01 8561955 m, 12493 m/sec, 63127858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 655/1409 73/2000 ASLink-PT-07b-LTLFireability-01 8618531 m, 11315 m/sec, 63614645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 660/1409 74/2000 ASLink-PT-07b-LTLFireability-01 8686452 m, 13584 m/sec, 64101103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 665/1409 74/2000 ASLink-PT-07b-LTLFireability-01 8752993 m, 13308 m/sec, 64588821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 670/1409 75/2000 ASLink-PT-07b-LTLFireability-01 8815530 m, 12507 m/sec, 65076988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 675/1409 75/2000 ASLink-PT-07b-LTLFireability-01 8871521 m, 11198 m/sec, 65566775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 680/1409 76/2000 ASLink-PT-07b-LTLFireability-01 8929204 m, 11536 m/sec, 66057782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 685/1409 76/2000 ASLink-PT-07b-LTLFireability-01 8986539 m, 11467 m/sec, 66549257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 690/1409 77/2000 ASLink-PT-07b-LTLFireability-01 9042176 m, 11127 m/sec, 67043102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 695/1409 77/2000 ASLink-PT-07b-LTLFireability-01 9096581 m, 10881 m/sec, 67536535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 700/1409 77/2000 ASLink-PT-07b-LTLFireability-01 9148006 m, 10285 m/sec, 68030297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 705/1409 78/2000 ASLink-PT-07b-LTLFireability-01 9209261 m, 12251 m/sec, 68516491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 710/1409 78/2000 ASLink-PT-07b-LTLFireability-01 9272316 m, 12611 m/sec, 69002313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 715/1409 79/2000 ASLink-PT-07b-LTLFireability-01 9327507 m, 11038 m/sec, 69489443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 720/1409 79/2000 ASLink-PT-07b-LTLFireability-01 9385064 m, 11511 m/sec, 69976198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 725/1409 80/2000 ASLink-PT-07b-LTLFireability-01 9441436 m, 11274 m/sec, 70463696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 730/1409 80/2000 ASLink-PT-07b-LTLFireability-01 9497143 m, 11141 m/sec, 70952950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 735/1409 81/2000 ASLink-PT-07b-LTLFireability-01 9551669 m, 10905 m/sec, 71441090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 740/1409 81/2000 ASLink-PT-07b-LTLFireability-01 9602801 m, 10226 m/sec, 71930700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 745/1409 81/2000 ASLink-PT-07b-LTLFireability-01 9662051 m, 11850 m/sec, 72416929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-03: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-07b-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-07b-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-07b-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 750/1409 82/2000 ASLink-PT-07b-LTLFireability-01 9725301 m, 12650 m/sec, 72902594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ASLink-PT-07b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ASLink-PT-07b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620118700116"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ASLink-PT-07b.tgz
mv ASLink-PT-07b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;