About the Execution of LoLA for ASLink-PT-06a
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
0.000 | 1974242.00 | 0.00 | 0.00 | ????????F???T?FF | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620118600092.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ASLink-PT-06a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620118600092
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 6.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K May 19 07:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 15:23 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:11 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 17:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 132K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.7K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 54K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.4K May 19 07:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 19 15:22 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 597K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ASLink-PT-06a-LTLFireability-00
FORMULA_NAME ASLink-PT-06a-LTLFireability-01
FORMULA_NAME ASLink-PT-06a-LTLFireability-02
FORMULA_NAME ASLink-PT-06a-LTLFireability-03
FORMULA_NAME ASLink-PT-06a-LTLFireability-04
FORMULA_NAME ASLink-PT-06a-LTLFireability-05
FORMULA_NAME ASLink-PT-06a-LTLFireability-06
FORMULA_NAME ASLink-PT-06a-LTLFireability-07
FORMULA_NAME ASLink-PT-06a-LTLFireability-08
FORMULA_NAME ASLink-PT-06a-LTLFireability-09
FORMULA_NAME ASLink-PT-06a-LTLFireability-10
FORMULA_NAME ASLink-PT-06a-LTLFireability-11
FORMULA_NAME ASLink-PT-06a-LTLFireability-12
FORMULA_NAME ASLink-PT-06a-LTLFireability-13
FORMULA_NAME ASLink-PT-06a-LTLFireability-14
FORMULA_NAME ASLink-PT-06a-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717079691343
FORMULA ASLink-PT-06a-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-06a-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-06a-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-06a-LTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717081665585
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 72 (type CNST) for 69 ASLink-PT-06a-LTLFireability-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 72 (type CNST) for ASLink-PT-06a-LTLFireability-15
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-30 14:34:54] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 36 ASLink-PT-06a-LTLFireability-08
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 55 ASLink-PT-06a-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for ASLink-PT-06a-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 777
[[35mlola[0m][I] fired transitions : 778
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 62 ASLink-PT-06a-LTLFireability-14
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for ASLink-PT-06a-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 672
[[35mlola[0m][I] fired transitions : 672
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 ASLink-PT-06a-LTLFireability-12
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for ASLink-PT-06a-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 ASLink-PT-06a-LTLFireability-10
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for ASLink-PT-06a-LTLFireability-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 2/224 1/2000 ASLink-PT-06a-LTLFireability-10 107777 m, 21555 m/sec, 198273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 7/224 5/2000 ASLink-PT-06a-LTLFireability-10 465282 m, 71501 m/sec, 1137901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 12/224 8/2000 ASLink-PT-06a-LTLFireability-10 790118 m, 64967 m/sec, 2097695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 17/224 10/2000 ASLink-PT-06a-LTLFireability-10 1086644 m, 59305 m/sec, 3067385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 22/224 13/2000 ASLink-PT-06a-LTLFireability-10 1328767 m, 48424 m/sec, 4139546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 27/224 15/2000 ASLink-PT-06a-LTLFireability-10 1522786 m, 38803 m/sec, 5253813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 32/224 18/2000 ASLink-PT-06a-LTLFireability-10 1893365 m, 74115 m/sec, 6167596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 37/224 21/2000 ASLink-PT-06a-LTLFireability-10 2230619 m, 67450 m/sec, 7086468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 42/224 23/2000 ASLink-PT-06a-LTLFireability-10 2536349 m, 61146 m/sec, 8039840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 47/224 27/2000 ASLink-PT-06a-LTLFireability-10 2901254 m, 72981 m/sec, 8942895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 52/224 29/2000 ASLink-PT-06a-LTLFireability-10 3244363 m, 68621 m/sec, 9848187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 57/224 32/2000 ASLink-PT-06a-LTLFireability-10 3552699 m, 61667 m/sec, 10801098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 62/224 35/2000 ASLink-PT-06a-LTLFireability-10 3887324 m, 66925 m/sec, 11711980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 67/224 38/2000 ASLink-PT-06a-LTLFireability-10 4254906 m, 73516 m/sec, 12598730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 72/224 40/2000 ASLink-PT-06a-LTLFireability-10 4523702 m, 53759 m/sec, 13581410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 77/224 42/2000 ASLink-PT-06a-LTLFireability-10 4714407 m, 38141 m/sec, 14670652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 82/224 43/2000 ASLink-PT-06a-LTLFireability-10 4903528 m, 37824 m/sec, 15765955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 87/224 44/2000 ASLink-PT-06a-LTLFireability-10 5077565 m, 34807 m/sec, 16845331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 92/224 45/2000 ASLink-PT-06a-LTLFireability-10 5239578 m, 32402 m/sec, 17937213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 97/224 47/2000 ASLink-PT-06a-LTLFireability-10 5403667 m, 32817 m/sec, 19036568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 102/224 48/2000 ASLink-PT-06a-LTLFireability-10 5574632 m, 34193 m/sec, 20114407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 107/224 49/2000 ASLink-PT-06a-LTLFireability-10 5735504 m, 32174 m/sec, 21200046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 112/224 50/2000 ASLink-PT-06a-LTLFireability-10 5898185 m, 32536 m/sec, 22296083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 117/224 52/2000 ASLink-PT-06a-LTLFireability-10 6070602 m, 34483 m/sec, 23379029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 122/224 53/2000 ASLink-PT-06a-LTLFireability-10 6232870 m, 32453 m/sec, 24470213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 127/224 54/2000 ASLink-PT-06a-LTLFireability-10 6395238 m, 32473 m/sec, 25566160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 132/224 55/2000 ASLink-PT-06a-LTLFireability-10 6566745 m, 34301 m/sec, 26647326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 137/224 57/2000 ASLink-PT-06a-LTLFireability-10 6728528 m, 32356 m/sec, 27733012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 142/224 58/2000 ASLink-PT-06a-LTLFireability-10 6891075 m, 32509 m/sec, 28825829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 147/224 59/2000 ASLink-PT-06a-LTLFireability-10 7059995 m, 33784 m/sec, 29907321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 152/224 60/2000 ASLink-PT-06a-LTLFireability-10 7222963 m, 32593 m/sec, 30991376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 157/224 61/2000 ASLink-PT-06a-LTLFireability-10 7385713 m, 32550 m/sec, 32081510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 162/224 63/2000 ASLink-PT-06a-LTLFireability-10 7554609 m, 33779 m/sec, 33162157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 167/224 64/2000 ASLink-PT-06a-LTLFireability-10 7715457 m, 32169 m/sec, 34242458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 172/224 65/2000 ASLink-PT-06a-LTLFireability-10 7877475 m, 32403 m/sec, 35325404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 177/224 66/2000 ASLink-PT-06a-LTLFireability-10 8046453 m, 33795 m/sec, 36399037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 182/224 68/2000 ASLink-PT-06a-LTLFireability-10 8206984 m, 32106 m/sec, 37475214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 187/224 69/2000 ASLink-PT-06a-LTLFireability-10 8367711 m, 32145 m/sec, 38555729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 192/224 70/2000 ASLink-PT-06a-LTLFireability-10 8536643 m, 33786 m/sec, 39632406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 197/224 71/2000 ASLink-PT-06a-LTLFireability-10 8697437 m, 32158 m/sec, 40708716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 202/224 72/2000 ASLink-PT-06a-LTLFireability-10 8859096 m, 32331 m/sec, 41789581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 207/224 74/2000 ASLink-PT-06a-LTLFireability-10 9028660 m, 33912 m/sec, 42868900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 212/224 75/2000 ASLink-PT-06a-LTLFireability-10 9188495 m, 31967 m/sec, 43942990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 217/224 76/2000 ASLink-PT-06a-LTLFireability-10 9349257 m, 32152 m/sec, 45022730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 222/224 77/2000 ASLink-PT-06a-LTLFireability-10 9518364 m, 33821 m/sec, 46097193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 47 (type EXCL) for ASLink-PT-06a-LTLFireability-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 ASLink-PT-06a-LTLFireability-06
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 ASLink-PT-06a-LTLFireability-10
[[35mlola[0m][I] time limit : 3368 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for ASLink-PT-06a-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 672
[[35mlola[0m][I] fired transitions : 672
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 5/224 4/5 ASLink-PT-06a-LTLFireability-10 367868 m, -1830099 m/sec, 858092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 47 (type EXCL) for ASLink-PT-06a-LTLFireability-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 23 ASLink-PT-06a-LTLFireability-05
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for ASLink-PT-06a-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 672
[[35mlola[0m][I] fired transitions : 672
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 16 ASLink-PT-06a-LTLFireability-04
[[35mlola[0m][I] time limit : 279 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for ASLink-PT-06a-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1283
[[35mlola[0m][I] fired transitions : 1283
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 ASLink-PT-06a-LTLFireability-02
[[35mlola[0m][I] time limit : 335 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for ASLink-PT-06a-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ASLink-PT-06a-LTLFireability-00
[[35mlola[0m][I] time limit : 373 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ASLink-PT-06a-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 672
[[35mlola[0m][I] fired transitions : 672
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 81 (type EXCL) for 55 ASLink-PT-06a-LTLFireability-13
[[35mlola[0m][I] time limit : 419 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 81 (type EXCL) for ASLink-PT-06a-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 ASLink-PT-06a-LTLFireability-09
[[35mlola[0m][I] time limit : 479 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 5/479 2/2000 ASLink-PT-06a-LTLFireability-09 238737 m, 47747 m/sec, 287930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 10/479 4/2000 ASLink-PT-06a-LTLFireability-09 492302 m, 50713 m/sec, 591357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 15/479 6/2000 ASLink-PT-06a-LTLFireability-09 758860 m, 53311 m/sec, 906128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 20/479 8/2000 ASLink-PT-06a-LTLFireability-09 1040355 m, 56299 m/sec, 1242852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 25/479 10/2000 ASLink-PT-06a-LTLFireability-09 1320716 m, 56072 m/sec, 1583193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 30/479 12/2000 ASLink-PT-06a-LTLFireability-09 1603703 m, 56597 m/sec, 1922629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 35/479 14/2000 ASLink-PT-06a-LTLFireability-09 1861250 m, 51509 m/sec, 2218227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 40/479 16/2000 ASLink-PT-06a-LTLFireability-09 2117342 m, 51218 m/sec, 2510797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 45/479 18/2000 ASLink-PT-06a-LTLFireability-09 2387732 m, 54078 m/sec, 2828900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 50/479 20/2000 ASLink-PT-06a-LTLFireability-09 2630271 m, 48507 m/sec, 3099306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 55/479 22/2000 ASLink-PT-06a-LTLFireability-09 2912943 m, 56534 m/sec, 3442833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 60/479 24/2000 ASLink-PT-06a-LTLFireability-09 3193816 m, 56174 m/sec, 3770769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 65/479 26/2000 ASLink-PT-06a-LTLFireability-09 3479464 m, 57129 m/sec, 4110827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 70/479 28/2000 ASLink-PT-06a-LTLFireability-09 3763240 m, 56755 m/sec, 4455536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 75/479 30/2000 ASLink-PT-06a-LTLFireability-09 4050417 m, 57435 m/sec, 4805695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 80/479 32/2000 ASLink-PT-06a-LTLFireability-09 4335035 m, 56923 m/sec, 5152056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 85/479 35/2000 ASLink-PT-06a-LTLFireability-09 4621339 m, 57260 m/sec, 5497395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 90/479 37/2000 ASLink-PT-06a-LTLFireability-09 4910612 m, 57854 m/sec, 5845401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 95/479 39/2000 ASLink-PT-06a-LTLFireability-09 5193667 m, 56611 m/sec, 6184093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 100/479 41/2000 ASLink-PT-06a-LTLFireability-09 5481185 m, 57503 m/sec, 6527389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 105/479 43/2000 ASLink-PT-06a-LTLFireability-09 5762330 m, 56229 m/sec, 6858934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 110/479 45/2000 ASLink-PT-06a-LTLFireability-09 6043255 m, 56185 m/sec, 7189908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 115/479 47/2000 ASLink-PT-06a-LTLFireability-09 6328915 m, 57132 m/sec, 7527618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 120/479 49/2000 ASLink-PT-06a-LTLFireability-09 6606444 m, 55505 m/sec, 7863570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 125/479 51/2000 ASLink-PT-06a-LTLFireability-09 6887770 m, 56265 m/sec, 8207789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 130/479 53/2000 ASLink-PT-06a-LTLFireability-09 7167256 m, 55897 m/sec, 8547298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 135/479 55/2000 ASLink-PT-06a-LTLFireability-09 7453170 m, 57182 m/sec, 8891059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 140/479 57/2000 ASLink-PT-06a-LTLFireability-09 7737248 m, 56815 m/sec, 9235215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 145/479 59/2000 ASLink-PT-06a-LTLFireability-09 8019611 m, 56472 m/sec, 9572253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 150/479 61/2000 ASLink-PT-06a-LTLFireability-09 8304058 m, 56889 m/sec, 9915827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 155/479 64/2000 ASLink-PT-06a-LTLFireability-09 8597022 m, 58592 m/sec, 10265940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 160/479 66/2000 ASLink-PT-06a-LTLFireability-09 8874389 m, 55473 m/sec, 10596805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 165/479 68/2000 ASLink-PT-06a-LTLFireability-09 9160163 m, 57154 m/sec, 10936361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 170/479 70/2000 ASLink-PT-06a-LTLFireability-09 9446076 m, 57182 m/sec, 11275244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 175/479 72/2000 ASLink-PT-06a-LTLFireability-09 9727479 m, 56280 m/sec, 11611789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 180/479 74/2000 ASLink-PT-06a-LTLFireability-09 10024136 m, 59331 m/sec, 11968300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 185/479 76/2000 ASLink-PT-06a-LTLFireability-09 10299699 m, 55112 m/sec, 12289121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 190/479 78/2000 ASLink-PT-06a-LTLFireability-09 10585601 m, 57180 m/sec, 12629444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 195/479 80/2000 ASLink-PT-06a-LTLFireability-09 10872028 m, 57285 m/sec, 12969855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 200/479 82/2000 ASLink-PT-06a-LTLFireability-09 11158104 m, 57215 m/sec, 13309876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 205/479 84/2000 ASLink-PT-06a-LTLFireability-09 11447966 m, 57972 m/sec, 13652488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 210/479 86/2000 ASLink-PT-06a-LTLFireability-09 11741515 m, 58709 m/sec, 14005211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 215/479 88/2000 ASLink-PT-06a-LTLFireability-09 12036588 m, 59014 m/sec, 14356887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 220/479 90/2000 ASLink-PT-06a-LTLFireability-09 12311281 m, 54938 m/sec, 14680260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 225/479 92/2000 ASLink-PT-06a-LTLFireability-09 12602434 m, 58230 m/sec, 15030032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 230/479 95/2000 ASLink-PT-06a-LTLFireability-09 12892844 m, 58082 m/sec, 15379343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 235/479 97/2000 ASLink-PT-06a-LTLFireability-09 13172717 m, 55974 m/sec, 15709464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 240/479 99/2000 ASLink-PT-06a-LTLFireability-09 13457040 m, 56864 m/sec, 16048793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 245/479 101/2000 ASLink-PT-06a-LTLFireability-09 13733983 m, 55388 m/sec, 16386022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 250/479 103/2000 ASLink-PT-06a-LTLFireability-09 14017168 m, 56637 m/sec, 16735048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 255/479 105/2000 ASLink-PT-06a-LTLFireability-09 14304551 m, 57476 m/sec, 17083831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 260/479 107/2000 ASLink-PT-06a-LTLFireability-09 14597227 m, 58535 m/sec, 17438105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 265/479 109/2000 ASLink-PT-06a-LTLFireability-09 14882640 m, 57082 m/sec, 17781342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 270/479 111/2000 ASLink-PT-06a-LTLFireability-09 15179611 m, 59394 m/sec, 18138506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 275/479 113/2000 ASLink-PT-06a-LTLFireability-09 15464364 m, 56950 m/sec, 18477557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 280/479 116/2000 ASLink-PT-06a-LTLFireability-09 15763772 m, 59881 m/sec, 18837208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 285/479 118/2000 ASLink-PT-06a-LTLFireability-09 16052252 m, 57696 m/sec, 19182727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 290/479 120/2000 ASLink-PT-06a-LTLFireability-09 16322291 m, 54007 m/sec, 19512444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 295/479 122/2000 ASLink-PT-06a-LTLFireability-09 16603422 m, 56226 m/sec, 19855319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 300/479 124/2000 ASLink-PT-06a-LTLFireability-09 16883984 m, 56112 m/sec, 20196029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 305/479 126/2000 ASLink-PT-06a-LTLFireability-09 17163240 m, 55851 m/sec, 20534003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 310/479 128/2000 ASLink-PT-06a-LTLFireability-09 17449119 m, 57175 m/sec, 20877642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 315/479 130/2000 ASLink-PT-06a-LTLFireability-09 17727752 m, 55726 m/sec, 21212366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 320/479 132/2000 ASLink-PT-06a-LTLFireability-09 18014739 m, 57397 m/sec, 21550003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 325/479 134/2000 ASLink-PT-06a-LTLFireability-09 18299424 m, 56937 m/sec, 21885677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 330/479 136/2000 ASLink-PT-06a-LTLFireability-09 18582887 m, 56692 m/sec, 22218549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 335/479 138/2000 ASLink-PT-06a-LTLFireability-09 18866673 m, 56757 m/sec, 22553631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 340/479 140/2000 ASLink-PT-06a-LTLFireability-09 19152956 m, 57256 m/sec, 22893874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 345/479 142/2000 ASLink-PT-06a-LTLFireability-09 19440060 m, 57420 m/sec, 23234835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 350/479 144/2000 ASLink-PT-06a-LTLFireability-09 19724321 m, 56852 m/sec, 23572755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 355/479 146/2000 ASLink-PT-06a-LTLFireability-09 19992320 m, 53599 m/sec, 23885147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 360/479 148/2000 ASLink-PT-06a-LTLFireability-09 20267615 m, 55059 m/sec, 24204537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 365/479 150/2000 ASLink-PT-06a-LTLFireability-09 20548745 m, 56226 m/sec, 24533932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 370/479 152/2000 ASLink-PT-06a-LTLFireability-09 20834508 m, 57152 m/sec, 24874376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 375/479 154/2000 ASLink-PT-06a-LTLFireability-09 21117231 m, 56544 m/sec, 25211144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 380/479 156/2000 ASLink-PT-06a-LTLFireability-09 21401284 m, 56810 m/sec, 25549113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 385/479 158/2000 ASLink-PT-06a-LTLFireability-09 21676600 m, 55063 m/sec, 25878228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 390/479 160/2000 ASLink-PT-06a-LTLFireability-09 21963233 m, 57326 m/sec, 26217446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 395/479 162/2000 ASLink-PT-06a-LTLFireability-09 22245663 m, 56486 m/sec, 26544976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 400/479 164/2000 ASLink-PT-06a-LTLFireability-09 22525540 m, 55975 m/sec, 26874677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 405/479 166/2000 ASLink-PT-06a-LTLFireability-09 22807727 m, 56437 m/sec, 27205752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 410/479 168/2000 ASLink-PT-06a-LTLFireability-09 23087885 m, 56031 m/sec, 27534041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 415/479 170/2000 ASLink-PT-06a-LTLFireability-09 23372109 m, 56844 m/sec, 27868063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 420/479 172/2000 ASLink-PT-06a-LTLFireability-09 23650027 m, 55583 m/sec, 28194480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 425/479 174/2000 ASLink-PT-06a-LTLFireability-09 23923204 m, 54635 m/sec, 28514001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 430/479 176/2000 ASLink-PT-06a-LTLFireability-09 24207292 m, 56817 m/sec, 28847332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 435/479 178/2000 ASLink-PT-06a-LTLFireability-09 24434454 m, 45432 m/sec, 29107235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 440/479 179/2000 ASLink-PT-06a-LTLFireability-09 24611845 m, 35478 m/sec, 29305115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 445/479 181/2000 ASLink-PT-06a-LTLFireability-09 24884072 m, 54445 m/sec, 29617624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 450/479 183/2000 ASLink-PT-06a-LTLFireability-09 25131931 m, 49571 m/sec, 29901954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 455/479 184/2000 ASLink-PT-06a-LTLFireability-09 25365363 m, 46686 m/sec, 30167689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 460/479 186/2000 ASLink-PT-06a-LTLFireability-09 25623215 m, 51570 m/sec, 30462261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 465/479 188/2000 ASLink-PT-06a-LTLFireability-09 25900169 m, 55390 m/sec, 30790406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 470/479 190/2000 ASLink-PT-06a-LTLFireability-09 26180807 m, 56127 m/sec, 31119929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 475/479 192/2000 ASLink-PT-06a-LTLFireability-09 26454826 m, 54803 m/sec, 31443247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 44 (type EXCL) for ASLink-PT-06a-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ASLink-PT-06a-LTLFireability-07
[[35mlola[0m][I] time limit : 479 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 ASLink-PT-06a-LTLFireability-09
[[35mlola[0m][I] time limit : 2878 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 5/479 3/2000 ASLink-PT-06a-LTLFireability-07 266934 m, 53386 m/sec, 321762 t fired, .
[[35mlola[0m][.] 44 LTL EXCL 5/2878 2/5 ASLink-PT-06a-LTLFireability-09 239326 m, -5243100 m/sec, 288546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 10/479 5/2000 ASLink-PT-06a-LTLFireability-07 544722 m, 55557 m/sec, 652106 t fired, .
[[35mlola[0m][.] 44 LTL EXCL 10/411 4/5 ASLink-PT-06a-LTLFireability-09 488149 m, 49764 m/sec, 586644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 44 (type EXCL) for ASLink-PT-06a-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 15/479 7/2000 ASLink-PT-06a-LTLFireability-07 803158 m, 51687 m/sec, 958023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 20/479 9/2000 ASLink-PT-06a-LTLFireability-07 1087088 m, 56786 m/sec, 1299721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 25/479 11/2000 ASLink-PT-06a-LTLFireability-07 1368768 m, 56336 m/sec, 1636061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 30/479 13/2000 ASLink-PT-06a-LTLFireability-07 1652844 m, 56815 m/sec, 1981463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 35/479 15/2000 ASLink-PT-06a-LTLFireability-07 1912208 m, 51872 m/sec, 2278075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 40/479 16/2000 ASLink-PT-06a-LTLFireability-07 2167266 m, 51011 m/sec, 2575040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 45/479 18/2000 ASLink-PT-06a-LTLFireability-07 2393198 m, 45186 m/sec, 2830830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 50/479 20/2000 ASLink-PT-06a-LTLFireability-07 2627767 m, 46913 m/sec, 3091621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 55/479 22/2000 ASLink-PT-06a-LTLFireability-07 2879895 m, 50425 m/sec, 3372305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 60/479 23/2000 ASLink-PT-06a-LTLFireability-07 3137939 m, 51608 m/sec, 3659193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 65/479 25/2000 ASLink-PT-06a-LTLFireability-07 3370331 m, 46478 m/sec, 3924377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 70/479 26/2000 ASLink-PT-06a-LTLFireability-07 3556628 m, 37259 m/sec, 4149635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 75/479 29/2000 ASLink-PT-06a-LTLFireability-07 3833513 m, 55377 m/sec, 4514084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 80/479 31/2000 ASLink-PT-06a-LTLFireability-07 4141551 m, 61607 m/sec, 4918498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 85/479 33/2000 ASLink-PT-06a-LTLFireability-07 4445048 m, 60699 m/sec, 5311756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 90/479 36/2000 ASLink-PT-06a-LTLFireability-07 4744937 m, 59977 m/sec, 5687702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 95/479 38/2000 ASLink-PT-06a-LTLFireability-07 5069138 m, 64840 m/sec, 6111208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 100/479 41/2000 ASLink-PT-06a-LTLFireability-07 5392255 m, 64623 m/sec, 6541015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 105/479 43/2000 ASLink-PT-06a-LTLFireability-07 5702936 m, 62136 m/sec, 6941479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 110/479 45/2000 ASLink-PT-06a-LTLFireability-07 6016212 m, 62655 m/sec, 7340049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 115/479 48/2000 ASLink-PT-06a-LTLFireability-07 6303521 m, 57461 m/sec, 7697781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 120/479 50/2000 ASLink-PT-06a-LTLFireability-07 6631625 m, 65620 m/sec, 8104997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 125/479 53/2000 ASLink-PT-06a-LTLFireability-07 6956425 m, 64960 m/sec, 8530603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 130/479 55/2000 ASLink-PT-06a-LTLFireability-07 7288471 m, 66409 m/sec, 8982632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 135/479 58/2000 ASLink-PT-06a-LTLFireability-07 7617189 m, 65743 m/sec, 9398140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 140/479 60/2000 ASLink-PT-06a-LTLFireability-07 7935364 m, 63635 m/sec, 9814629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 145/479 62/2000 ASLink-PT-06a-LTLFireability-07 8239715 m, 60870 m/sec, 10186734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 150/479 65/2000 ASLink-PT-06a-LTLFireability-07 8564731 m, 65003 m/sec, 10593739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 155/479 67/2000 ASLink-PT-06a-LTLFireability-07 8878253 m, 62704 m/sec, 10999507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 160/479 69/2000 ASLink-PT-06a-LTLFireability-07 9166883 m, 57726 m/sec, 11353526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 165/479 72/2000 ASLink-PT-06a-LTLFireability-07 9481544 m, 62932 m/sec, 11727047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 170/479 74/2000 ASLink-PT-06a-LTLFireability-07 9816016 m, 66894 m/sec, 12153289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 175/479 77/2000 ASLink-PT-06a-LTLFireability-07 10151561 m, 67109 m/sec, 12589190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 180/479 79/2000 ASLink-PT-06a-LTLFireability-07 10470204 m, 63728 m/sec, 13003222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 185/479 82/2000 ASLink-PT-06a-LTLFireability-07 10799351 m, 65829 m/sec, 13448005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 190/479 84/2000 ASLink-PT-06a-LTLFireability-07 11132631 m, 66656 m/sec, 13875429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 195/479 87/2000 ASLink-PT-06a-LTLFireability-07 11457039 m, 64881 m/sec, 14283471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 200/479 89/2000 ASLink-PT-06a-LTLFireability-07 11782952 m, 65182 m/sec, 14690545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 205/479 91/2000 ASLink-PT-06a-LTLFireability-07 12093411 m, 62091 m/sec, 15097907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 210/479 94/2000 ASLink-PT-06a-LTLFireability-07 12407696 m, 62857 m/sec, 15479359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 215/479 96/2000 ASLink-PT-06a-LTLFireability-07 12721489 m, 62758 m/sec, 15862551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 220/479 98/2000 ASLink-PT-06a-LTLFireability-07 13047575 m, 65217 m/sec, 16272306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 225/479 101/2000 ASLink-PT-06a-LTLFireability-07 13369186 m, 64322 m/sec, 16673999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 230/479 103/2000 ASLink-PT-06a-LTLFireability-07 13672533 m, 60669 m/sec, 17072994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 235/479 105/2000 ASLink-PT-06a-LTLFireability-07 13960342 m, 57561 m/sec, 17416984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 240/479 107/2000 ASLink-PT-06a-LTLFireability-07 14247081 m, 57347 m/sec, 17761628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 245/479 109/2000 ASLink-PT-06a-LTLFireability-07 14526380 m, 55859 m/sec, 18093201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 250/479 112/2000 ASLink-PT-06a-LTLFireability-07 14855492 m, 65822 m/sec, 18481460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 255/479 114/2000 ASLink-PT-06a-LTLFireability-07 15187990 m, 66499 m/sec, 18899490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 260/479 117/2000 ASLink-PT-06a-LTLFireability-07 15528891 m, 68180 m/sec, 19337931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 265/479 119/2000 ASLink-PT-06a-LTLFireability-07 15868379 m, 67897 m/sec, 19773073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 270/479 122/2000 ASLink-PT-06a-LTLFireability-07 16169256 m, 60175 m/sec, 20162130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 275/479 124/2000 ASLink-PT-06a-LTLFireability-07 16507842 m, 67717 m/sec, 20597174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 280/479 126/2000 ASLink-PT-06a-LTLFireability-07 16833109 m, 65053 m/sec, 21033889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 285/479 129/2000 ASLink-PT-06a-LTLFireability-07 17160362 m, 65450 m/sec, 21471375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 290/479 132/2000 ASLink-PT-06a-LTLFireability-07 17503738 m, 68675 m/sec, 21898248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 295/479 134/2000 ASLink-PT-06a-LTLFireability-07 17836681 m, 66588 m/sec, 22312627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 300/479 136/2000 ASLink-PT-06a-LTLFireability-07 18143015 m, 61266 m/sec, 22693686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 305/479 139/2000 ASLink-PT-06a-LTLFireability-07 18473778 m, 66152 m/sec, 23105702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 310/479 141/2000 ASLink-PT-06a-LTLFireability-07 18784623 m, 62169 m/sec, 23521266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 315/479 143/2000 ASLink-PT-06a-LTLFireability-07 19104428 m, 63961 m/sec, 23906749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 320/479 146/2000 ASLink-PT-06a-LTLFireability-07 19403094 m, 59733 m/sec, 24263564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 325/479 148/2000 ASLink-PT-06a-LTLFireability-07 19720556 m, 63492 m/sec, 24652330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 330/479 151/2000 ASLink-PT-06a-LTLFireability-07 20061278 m, 68144 m/sec, 25077282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 335/479 153/2000 ASLink-PT-06a-LTLFireability-07 20370512 m, 61846 m/sec, 25462548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 340/479 155/2000 ASLink-PT-06a-LTLFireability-07 20694430 m, 64783 m/sec, 25864867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 345/479 158/2000 ASLink-PT-06a-LTLFireability-07 21014380 m, 63990 m/sec, 26278832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 350/479 160/2000 ASLink-PT-06a-LTLFireability-07 21309349 m, 58993 m/sec, 26651464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 355/479 162/2000 ASLink-PT-06a-LTLFireability-07 21600255 m, 58181 m/sec, 26996677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 360/479 164/2000 ASLink-PT-06a-LTLFireability-07 21889406 m, 57830 m/sec, 27340657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 365/479 166/2000 ASLink-PT-06a-LTLFireability-07 22180412 m, 58201 m/sec, 27685186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 370/479 168/2000 ASLink-PT-06a-LTLFireability-07 22476602 m, 59238 m/sec, 28037483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 375/479 171/2000 ASLink-PT-06a-LTLFireability-07 22771954 m, 59070 m/sec, 28388835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 380/479 173/2000 ASLink-PT-06a-LTLFireability-07 23059781 m, 57565 m/sec, 28729630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 385/479 175/2000 ASLink-PT-06a-LTLFireability-07 23344790 m, 57001 m/sec, 29067930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 390/479 177/2000 ASLink-PT-06a-LTLFireability-07 23620981 m, 55238 m/sec, 29409879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 395/479 179/2000 ASLink-PT-06a-LTLFireability-07 23904860 m, 56775 m/sec, 29775393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 400/479 181/2000 ASLink-PT-06a-LTLFireability-07 24207342 m, 60496 m/sec, 30174505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 405/479 183/2000 ASLink-PT-06a-LTLFireability-07 24501097 m, 58751 m/sec, 30555652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 410/479 185/2000 ASLink-PT-06a-LTLFireability-07 24781163 m, 56013 m/sec, 30903488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 415/479 188/2000 ASLink-PT-06a-LTLFireability-07 25092525 m, 62272 m/sec, 31300421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 420/479 190/2000 ASLink-PT-06a-LTLFireability-07 25408310 m, 63157 m/sec, 31726105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 425/479 192/2000 ASLink-PT-06a-LTLFireability-07 25709077 m, 60153 m/sec, 32118312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 430/479 194/2000 ASLink-PT-06a-LTLFireability-07 25996161 m, 57416 m/sec, 32478219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 435/479 196/2000 ASLink-PT-06a-LTLFireability-07 26280305 m, 56828 m/sec, 32842963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 440/479 198/2000 ASLink-PT-06a-LTLFireability-07 26552408 m, 54420 m/sec, 33169358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 445/479 201/2000 ASLink-PT-06a-LTLFireability-07 26872321 m, 63982 m/sec, 33566839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 450/479 203/2000 ASLink-PT-06a-LTLFireability-07 27184827 m, 62501 m/sec, 33976552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 455/479 205/2000 ASLink-PT-06a-LTLFireability-07 27504679 m, 63970 m/sec, 34410710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 460/479 208/2000 ASLink-PT-06a-LTLFireability-07 27824272 m, 63918 m/sec, 34818336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 465/479 210/2000 ASLink-PT-06a-LTLFireability-07 28132069 m, 61559 m/sec, 35218871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 470/479 212/2000 ASLink-PT-06a-LTLFireability-07 28431628 m, 59911 m/sec, 35589568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 475/479 214/2000 ASLink-PT-06a-LTLFireability-07 28745218 m, 62718 m/sec, 35982369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 34 (type EXCL) for ASLink-PT-06a-LTLFireability-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 ASLink-PT-06a-LTLFireability-03
[[35mlola[0m][I] time limit : 479 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ASLink-PT-06a-LTLFireability-07
[[35mlola[0m][I] time limit : 2398 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 5/479 2/2000 ASLink-PT-06a-LTLFireability-03 241362 m, 48272 m/sec, 290799 t fired, .
[[35mlola[0m][.] 34 LTL EXCL 5/2398 2/5 ASLink-PT-06a-LTLFireability-07 244382 m, -5700167 m/sec, 294104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 10/479 4/2000 ASLink-PT-06a-LTLFireability-03 516856 m, 55098 m/sec, 620520 t fired, .
[[35mlola[0m][.] 34 LTL EXCL 10/399 4/5 ASLink-PT-06a-LTLFireability-07 522032 m, 55530 m/sec, 626314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 34 (type EXCL) for ASLink-PT-06a-LTLFireability-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 15/479 6/2000 ASLink-PT-06a-LTLFireability-03 768619 m, 50352 m/sec, 914746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 20/479 8/2000 ASLink-PT-06a-LTLFireability-03 1053372 m, 56950 m/sec, 1259537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 25/479 10/2000 ASLink-PT-06a-LTLFireability-03 1332327 m, 55791 m/sec, 1590909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 30/479 12/2000 ASLink-PT-06a-LTLFireability-03 1610090 m, 55552 m/sec, 1928125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 35/479 14/2000 ASLink-PT-06a-LTLFireability-03 1871321 m, 52246 m/sec, 2230847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 40/479 16/2000 ASLink-PT-06a-LTLFireability-03 2141655 m, 54066 m/sec, 2546829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 45/479 18/2000 ASLink-PT-06a-LTLFireability-03 2349605 m, 41590 m/sec, 2785354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 50/479 20/2000 ASLink-PT-06a-LTLFireability-03 2573647 m, 44808 m/sec, 3038548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 55/479 21/2000 ASLink-PT-06a-LTLFireability-03 2823859 m, 50042 m/sec, 3316903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 60/479 23/2000 ASLink-PT-06a-LTLFireability-03 3078148 m, 50857 m/sec, 3599961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 65/479 25/2000 ASLink-PT-06a-LTLFireability-03 3300324 m, 44435 m/sec, 3856988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 70/479 26/2000 ASLink-PT-06a-LTLFireability-03 3516533 m, 43241 m/sec, 4111831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 75/479 28/2000 ASLink-PT-06a-LTLFireability-03 3692540 m, 35201 m/sec, 4336743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 80/479 30/2000 ASLink-PT-06a-LTLFireability-03 3979009 m, 57293 m/sec, 4711478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 85/479 32/2000 ASLink-PT-06a-LTLFireability-03 4293511 m, 62900 m/sec, 5127525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 90/479 35/2000 ASLink-PT-06a-LTLFireability-03 4593741 m, 60046 m/sec, 5519304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 95/479 37/2000 ASLink-PT-06a-LTLFireability-03 4888466 m, 58945 m/sec, 5882754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 100/479 39/2000 ASLink-PT-06a-LTLFireability-03 5196243 m, 61555 m/sec, 6289464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 105/479 42/2000 ASLink-PT-06a-LTLFireability-03 5512447 m, 63240 m/sec, 6708600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 110/479 44/2000 ASLink-PT-06a-LTLFireability-03 5813754 m, 60261 m/sec, 7094537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 115/479 46/2000 ASLink-PT-06a-LTLFireability-03 6131226 m, 63494 m/sec, 7504318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 120/479 48/2000 ASLink-PT-06a-LTLFireability-03 6418235 m, 57401 m/sec, 7856905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 125/479 51/2000 ASLink-PT-06a-LTLFireability-03 6743681 m, 65089 m/sec, 8263080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 130/479 53/2000 ASLink-PT-06a-LTLFireability-03 7063623 m, 63988 m/sec, 8682586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 135/479 56/2000 ASLink-PT-06a-LTLFireability-03 7385958 m, 64467 m/sec, 9121487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 140/479 58/2000 ASLink-PT-06a-LTLFireability-03 7711764 m, 65161 m/sec, 9532830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 145/479 61/2000 ASLink-PT-06a-LTLFireability-03 8025446 m, 62736 m/sec, 9942853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 150/479 63/2000 ASLink-PT-06a-LTLFireability-03 8326489 m, 60208 m/sec, 10311229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 155/479 65/2000 ASLink-PT-06a-LTLFireability-03 8648914 m, 64485 m/sec, 10715208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 160/479 68/2000 ASLink-PT-06a-LTLFireability-03 8959412 m, 62099 m/sec, 11117154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 165/479 70/2000 ASLink-PT-06a-LTLFireability-03 9245656 m, 57248 m/sec, 11468266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 170/479 72/2000 ASLink-PT-06a-LTLFireability-03 9557796 m, 62428 m/sec, 11839569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 175/479 75/2000 ASLink-PT-06a-LTLFireability-03 9886469 m, 65734 m/sec, 12256964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 180/479 77/2000 ASLink-PT-06a-LTLFireability-03 10219751 m, 66656 m/sec, 12689782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 185/479 80/2000 ASLink-PT-06a-LTLFireability-03 10526931 m, 61436 m/sec, 13089192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 190/479 82/2000 ASLink-PT-06a-LTLFireability-03 10853354 m, 65284 m/sec, 13527571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 195/479 84/2000 ASLink-PT-06a-LTLFireability-03 11175387 m, 64406 m/sec, 13945660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 200/479 87/2000 ASLink-PT-06a-LTLFireability-03 11504561 m, 65834 m/sec, 14358787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 205/479 89/2000 ASLink-PT-06a-LTLFireability-03 11818976 m, 62883 m/sec, 14752044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 210/479 92/2000 ASLink-PT-06a-LTLFireability-03 12128900 m, 61984 m/sec, 15159880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 215/479 94/2000 ASLink-PT-06a-LTLFireability-03 12444529 m, 63125 m/sec, 15543595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 220/479 96/2000 ASLink-PT-06a-LTLFireability-03 12747733 m, 60640 m/sec, 15911882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 586
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 225/479 99/2000 ASLink-PT-06a-LTLFireability-03 13079074 m, 66268 m/sec, 16327212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 230/479 101/2000 ASLink-PT-06a-LTLFireability-03 13385344 m, 61254 m/sec, 16711047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 235/479 103/2000 ASLink-PT-06a-LTLFireability-03 13693724 m, 61676 m/sec, 17118290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 240/479 105/2000 ASLink-PT-06a-LTLFireability-03 13982236 m, 57702 m/sec, 17463815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 245/479 107/2000 ASLink-PT-06a-LTLFireability-03 14265642 m, 56681 m/sec, 17803883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 250/479 110/2000 ASLink-PT-06a-LTLFireability-03 14543955 m, 55662 m/sec, 18134862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 255/479 112/2000 ASLink-PT-06a-LTLFireability-03 14839535 m, 59116 m/sec, 18486342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 260/479 114/2000 ASLink-PT-06a-LTLFireability-03 15158654 m, 63823 m/sec, 18874938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 265/479 117/2000 ASLink-PT-06a-LTLFireability-03 15495698 m, 67408 m/sec, 19308458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 270/479 119/2000 ASLink-PT-06a-LTLFireability-03 15828659 m, 66592 m/sec, 19735319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 275/479 121/2000 ASLink-PT-06a-LTLFireability-03 16136398 m, 61547 m/sec, 20133451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 280/479 124/2000 ASLink-PT-06a-LTLFireability-03 16447809 m, 62282 m/sec, 20535134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 285/479 126/2000 ASLink-PT-06a-LTLFireability-03 16774224 m, 65283 m/sec, 20954304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 290/479 128/2000 ASLink-PT-06a-LTLFireability-03 17089100 m, 62975 m/sec, 21395932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 295/479 131/2000 ASLink-PT-06a-LTLFireability-03 17423490 m, 66878 m/sec, 21813874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 300/479 133/2000 ASLink-PT-06a-LTLFireability-03 17760701 m, 67442 m/sec, 22233542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 305/479 136/2000 ASLink-PT-06a-LTLFireability-03 18063464 m, 60552 m/sec, 22611492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 310/479 138/2000 ASLink-PT-06a-LTLFireability-03 18384573 m, 64221 m/sec, 23010280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 315/479 140/2000 ASLink-PT-06a-LTLFireability-03 18698917 m, 62868 m/sec, 23420166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 630
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 320/479 143/2000 ASLink-PT-06a-LTLFireability-03 19006084 m, 61433 m/sec, 23809572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 325/479 145/2000 ASLink-PT-06a-LTLFireability-03 19320961 m, 62975 m/sec, 24188005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 330/479 147/2000 ASLink-PT-06a-LTLFireability-03 19614863 m, 58780 m/sec, 24539050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 335/479 150/2000 ASLink-PT-06a-LTLFireability-03 19945315 m, 66090 m/sec, 24950511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 340/479 152/2000 ASLink-PT-06a-LTLFireability-03 20276783 m, 66293 m/sec, 25360850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 642
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 345/479 154/2000 ASLink-PT-06a-LTLFireability-03 20567587 m, 58160 m/sec, 25724726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 644
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 350/479 157/2000 ASLink-PT-06a-LTLFireability-03 20894428 m, 65368 m/sec, 26129318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 355/479 159/2000 ASLink-PT-06a-LTLFireability-03 21201535 m, 61421 m/sec, 26539796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 360/479 161/2000 ASLink-PT-06a-LTLFireability-03 21485972 m, 56887 m/sec, 26882744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 651
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 365/479 163/2000 ASLink-PT-06a-LTLFireability-03 21772967 m, 57399 m/sec, 27222948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 370/479 165/2000 ASLink-PT-06a-LTLFireability-03 22057627 m, 56932 m/sec, 27561315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 655
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 375/479 167/2000 ASLink-PT-06a-LTLFireability-03 22344276 m, 57329 m/sec, 27901783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 657
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 380/479 170/2000 ASLink-PT-06a-LTLFireability-03 22642419 m, 59628 m/sec, 28257229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 660
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 385/479 172/2000 ASLink-PT-06a-LTLFireability-03 22929081 m, 57332 m/sec, 28596658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 662
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 390/479 174/2000 ASLink-PT-06a-LTLFireability-03 23214917 m, 57167 m/sec, 28934600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 664
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 395/479 176/2000 ASLink-PT-06a-LTLFireability-03 23494224 m, 55861 m/sec, 29267337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 400/479 178/2000 ASLink-PT-06a-LTLFireability-03 23771030 m, 55361 m/sec, 29621644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 668
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 405/479 180/2000 ASLink-PT-06a-LTLFireability-03 24047488 m, 55291 m/sec, 29969844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 410/479 182/2000 ASLink-PT-06a-LTLFireability-03 24350336 m, 60569 m/sec, 30371945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 415/479 184/2000 ASLink-PT-06a-LTLFireability-03 24640177 m, 57968 m/sec, 30751490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 674
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 420/479 186/2000 ASLink-PT-06a-LTLFireability-03 24917906 m, 55545 m/sec, 31090178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 676
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 425/479 189/2000 ASLink-PT-06a-LTLFireability-03 25225886 m, 61596 m/sec, 31486721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 430/479 191/2000 ASLink-PT-06a-LTLFireability-03 25543247 m, 63472 m/sec, 31911802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 681
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 435/479 193/2000 ASLink-PT-06a-LTLFireability-03 25845511 m, 60452 m/sec, 32304852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 440/479 195/2000 ASLink-PT-06a-LTLFireability-03 26147564 m, 60410 m/sec, 32685339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 685
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 445/479 198/2000 ASLink-PT-06a-LTLFireability-03 26439248 m, 58336 m/sec, 33053616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 688
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 450/479 200/2000 ASLink-PT-06a-LTLFireability-03 26729389 m, 58028 m/sec, 33403395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 690
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 455/479 202/2000 ASLink-PT-06a-LTLFireability-03 27055130 m, 65148 m/sec, 33817855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 692
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 460/479 204/2000 ASLink-PT-06a-LTLFireability-03 27368828 m, 62739 m/sec, 34228483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 694
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 465/479 207/2000 ASLink-PT-06a-LTLFireability-03 27689345 m, 64103 m/sec, 34662487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 697
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 470/479 209/2000 ASLink-PT-06a-LTLFireability-03 28002911 m, 62713 m/sec, 35059087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 475/479 211/2000 ASLink-PT-06a-LTLFireability-03 28301823 m, 59782 m/sec, 35449232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 14 (type EXCL) for ASLink-PT-06a-LTLFireability-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 703
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 3 ASLink-PT-06a-LTLFireability-01
[[35mlola[0m][I] time limit : 479 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 ASLink-PT-06a-LTLFireability-03
[[35mlola[0m][I] time limit : 1918 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 5/479 2/2000 ASLink-PT-06a-LTLFireability-01 251339 m, 50267 m/sec, 302327 t fired, .
[[35mlola[0m][.] 14 LTL EXCL 5/1918 2/5 ASLink-PT-06a-LTLFireability-03 246991 m, -5610966 m/sec, 297119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 707
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 10/479 5/2000 ASLink-PT-06a-LTLFireability-01 527911 m, 55314 m/sec, 633024 t fired, .
[[35mlola[0m][.] 14 LTL EXCL 10/383 4/5 ASLink-PT-06a-LTLFireability-03 510521 m, 52706 m/sec, 613312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 712
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 14 (type EXCL) for ASLink-PT-06a-LTLFireability-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 15/479 6/2000 ASLink-PT-06a-LTLFireability-01 782004 m, 50818 m/sec, 931550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 20/479 8/2000 ASLink-PT-06a-LTLFireability-01 1062146 m, 56028 m/sec, 1269953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 25/479 10/2000 ASLink-PT-06a-LTLFireability-01 1335734 m, 54717 m/sec, 1595118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 30/479 12/2000 ASLink-PT-06a-LTLFireability-01 1609009 m, 54655 m/sec, 1926833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 715
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 35/479 14/2000 ASLink-PT-06a-LTLFireability-01 1866270 m, 51452 m/sec, 2225098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 717
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 40/479 16/2000 ASLink-PT-06a-LTLFireability-01 2125244 m, 51794 m/sec, 2528912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 719
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 45/479 18/2000 ASLink-PT-06a-LTLFireability-01 2314220 m, 37795 m/sec, 2746995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 721
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 50/479 19/2000 ASLink-PT-06a-LTLFireability-01 2531905 m, 43537 m/sec, 2993045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 722
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 55/479 21/2000 ASLink-PT-06a-LTLFireability-01 2777308 m, 49080 m/sec, 3265228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 724
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 60/479 23/2000 ASLink-PT-06a-LTLFireability-01 3028580 m, 50254 m/sec, 3545116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 726
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 65/479 24/2000 ASLink-PT-06a-LTLFireability-01 3235474 m, 41378 m/sec, 3784077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 727
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 70/479 26/2000 ASLink-PT-06a-LTLFireability-01 3475053 m, 47915 m/sec, 4055470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 729
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 75/479 27/2000 ASLink-PT-06a-LTLFireability-01 3625520 m, 30093 m/sec, 4252036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 730
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 80/479 29/2000 ASLink-PT-06a-LTLFireability-01 3883479 m, 51591 m/sec, 4590079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 732
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 85/479 31/2000 ASLink-PT-06a-LTLFireability-01 4178905 m, 59085 m/sec, 4970890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 734
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 90/479 34/2000 ASLink-PT-06a-LTLFireability-01 4476453 m, 59509 m/sec, 5365022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 737
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 95/479 36/2000 ASLink-PT-06a-LTLFireability-01 4767309 m, 58171 m/sec, 5734572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 739
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 100/479 38/2000 ASLink-PT-06a-LTLFireability-01 5085529 m, 63644 m/sec, 6142863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 741
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 105/479 41/2000 ASLink-PT-06a-LTLFireability-01 5410575 m, 65009 m/sec, 6578554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 744
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 110/479 43/2000 ASLink-PT-06a-LTLFireability-01 5718500 m, 61585 m/sec, 6978249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 746
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 115/479 46/2000 ASLink-PT-06a-LTLFireability-01 6020461 m, 60392 m/sec, 7357318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 749
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 120/479 48/2000 ASLink-PT-06a-LTLFireability-01 6318302 m, 59568 m/sec, 7736327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 751
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 125/479 50/2000 ASLink-PT-06a-LTLFireability-01 6624677 m, 61275 m/sec, 8107650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 753
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 130/479 53/2000 ASLink-PT-06a-LTLFireability-01 6955129 m, 66090 m/sec, 8540074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 756
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 135/479 55/2000 ASLink-PT-06a-LTLFireability-01 7276209 m, 64216 m/sec, 8965485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 758
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 140/479 58/2000 ASLink-PT-06a-LTLFireability-01 7603341 m, 65426 m/sec, 9395650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 761
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 145/479 60/2000 ASLink-PT-06a-LTLFireability-01 7915746 m, 62481 m/sec, 9791032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 763
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 150/479 62/2000 ASLink-PT-06a-LTLFireability-01 8224417 m, 61734 m/sec, 10188509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 765
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 155/479 65/2000 ASLink-PT-06a-LTLFireability-01 8529685 m, 61053 m/sec, 10564846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 768
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 160/479 67/2000 ASLink-PT-06a-LTLFireability-01 8824725 m, 59008 m/sec, 10937317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 770
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 165/479 69/2000 ASLink-PT-06a-LTLFireability-01 9118565 m, 58768 m/sec, 11317338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 772
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 170/479 71/2000 ASLink-PT-06a-LTLFireability-01 9400529 m, 56392 m/sec, 11654865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 774
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 175/479 73/2000 ASLink-PT-06a-LTLFireability-01 9713888 m, 62671 m/sec, 12034370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 776
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 180/479 76/2000 ASLink-PT-06a-LTLFireability-01 10047407 m, 66703 m/sec, 12466777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 779
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 185/479 78/2000 ASLink-PT-06a-LTLFireability-01 10358133 m, 62145 m/sec, 12869999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 781
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-01: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-06a-LTLFireability-13: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 190/479 81/2000 ASLink-PT-06a-LTLFireability-01 10681987 m, 64770 m/sec, 13288856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 784
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-06a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-06a-LTLFireability-02: LTL/CTL true LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ASLink-PT-06a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ASLink-PT-06a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620118600092"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ASLink-PT-06a.tgz
mv ASLink-PT-06a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;