About the Execution of LoLA for ASLink-PT-03a
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16209.539 | 2353800.00 | 2237767.00 | 8642.90 | ??F?????????F??T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620118500044.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ASLink-PT-03a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620118500044
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 828K
-rw-r--r-- 1 mcc users 8.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 95K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 33K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:26 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:26 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:11 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 17:46 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.8K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 101K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 18:06 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 93K Apr 11 18:06 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:26 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:26 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 357K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ASLink-PT-03a-LTLFireability-00
FORMULA_NAME ASLink-PT-03a-LTLFireability-01
FORMULA_NAME ASLink-PT-03a-LTLFireability-02
FORMULA_NAME ASLink-PT-03a-LTLFireability-03
FORMULA_NAME ASLink-PT-03a-LTLFireability-04
FORMULA_NAME ASLink-PT-03a-LTLFireability-05
FORMULA_NAME ASLink-PT-03a-LTLFireability-06
FORMULA_NAME ASLink-PT-03a-LTLFireability-07
FORMULA_NAME ASLink-PT-03a-LTLFireability-08
FORMULA_NAME ASLink-PT-03a-LTLFireability-09
FORMULA_NAME ASLink-PT-03a-LTLFireability-10
FORMULA_NAME ASLink-PT-03a-LTLFireability-11
FORMULA_NAME ASLink-PT-03a-LTLFireability-12
FORMULA_NAME ASLink-PT-03a-LTLFireability-13
FORMULA_NAME ASLink-PT-03a-LTLFireability-14
FORMULA_NAME ASLink-PT-03a-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717035156408
FORMULA ASLink-PT-03a-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-03a-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-03a-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717037510208
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 47 (type CNST) for 44 ASLink-PT-03a-LTLFireability-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 58 (type CNST) for 57 ASLink-PT-03a-LTLFireability-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 58 (type CNST) for ASLink-PT-03a-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 47 (type CNST) for ASLink-PT-03a-LTLFireability-12
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-30 02:12:41] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 30 ASLink-PT-03a-LTLFireability-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for ASLink-PT-03a-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ASLink-PT-03a-LTLFireability-02
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 30 ASLink-PT-03a-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 30 ASLink-PT-03a-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 21 ASLink-PT-03a-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for ASLink-PT-03a-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for ASLink-PT-03a-LTLFireability-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 21 ASLink-PT-03a-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for ASLink-PT-03a-LTLFireability-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 156
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ASLink-PT-03a-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 59979
[[35mlola[0m][I] fired transitions : 75455
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 ASLink-PT-03a-LTLFireability-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for ASLink-PT-03a-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 65 (type FNDP) for ASLink-PT-03a-LTLFireability-07 (obsolete)
[[35mlola[0m][I] FINISHED task # 65 (type FNDP) for ASLink-PT-03a-LTLFireability-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 362
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 3/299 4/2000 ASLink-PT-03a-LTLFireability-13 483542 m, 96708 m/sec, 857187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 9 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 8/299 8/2000 ASLink-PT-03a-LTLFireability-13 1030750 m, 109441 m/sec, 2304910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 13/299 11/2000 ASLink-PT-03a-LTLFireability-13 1572089 m, 108267 m/sec, 3762372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 18/299 15/2000 ASLink-PT-03a-LTLFireability-13 2040461 m, 93674 m/sec, 5255507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 23/299 18/2000 ASLink-PT-03a-LTLFireability-13 2467445 m, 85396 m/sec, 6757534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 28/299 20/2000 ASLink-PT-03a-LTLFireability-13 2878140 m, 82139 m/sec, 8279290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 33/299 22/2000 ASLink-PT-03a-LTLFireability-13 3158519 m, 56075 m/sec, 9868308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 38/299 24/2000 ASLink-PT-03a-LTLFireability-13 3422653 m, 52826 m/sec, 11365940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 43/299 27/2000 ASLink-PT-03a-LTLFireability-13 3784500 m, 72369 m/sec, 12884569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 48/299 29/2000 ASLink-PT-03a-LTLFireability-13 4041853 m, 51470 m/sec, 14495203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 53/299 31/2000 ASLink-PT-03a-LTLFireability-13 4300137 m, 51656 m/sec, 16094782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 58/299 32/2000 ASLink-PT-03a-LTLFireability-13 4549769 m, 49926 m/sec, 17667092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 63/299 34/2000 ASLink-PT-03a-LTLFireability-13 4802637 m, 50573 m/sec, 19228946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 68/299 36/2000 ASLink-PT-03a-LTLFireability-13 5047057 m, 48884 m/sec, 20769458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 73/299 38/2000 ASLink-PT-03a-LTLFireability-13 5357861 m, 62160 m/sec, 22292038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 78/299 41/2000 ASLink-PT-03a-LTLFireability-13 5836761 m, 95780 m/sec, 23757114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 83/299 45/2000 ASLink-PT-03a-LTLFireability-13 6306511 m, 93950 m/sec, 25283373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 88/299 47/2000 ASLink-PT-03a-LTLFireability-13 6582113 m, 55120 m/sec, 26926328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 93/299 49/2000 ASLink-PT-03a-LTLFireability-13 6846157 m, 52808 m/sec, 28563060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 98/299 51/2000 ASLink-PT-03a-LTLFireability-13 7109601 m, 52688 m/sec, 30169040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 103/299 53/2000 ASLink-PT-03a-LTLFireability-13 7367803 m, 51640 m/sec, 31742610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 108/299 55/2000 ASLink-PT-03a-LTLFireability-13 7621515 m, 50742 m/sec, 33291221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 113/299 56/2000 ASLink-PT-03a-LTLFireability-13 7869953 m, 49687 m/sec, 34811357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 118/299 58/2000 ASLink-PT-03a-LTLFireability-13 8115459 m, 49101 m/sec, 36310202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 123/299 60/2000 ASLink-PT-03a-LTLFireability-13 8356526 m, 48213 m/sec, 37792571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 128/299 62/2000 ASLink-PT-03a-LTLFireability-13 8594583 m, 47611 m/sec, 39257034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 133/299 64/2000 ASLink-PT-03a-LTLFireability-13 8831403 m, 47364 m/sec, 40689512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 138/299 66/2000 ASLink-PT-03a-LTLFireability-13 9149232 m, 63565 m/sec, 42207681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 143/299 68/2000 ASLink-PT-03a-LTLFireability-13 9417511 m, 53655 m/sec, 43752156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 148/299 69/2000 ASLink-PT-03a-LTLFireability-13 9667492 m, 49996 m/sec, 45307727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 153/299 71/2000 ASLink-PT-03a-LTLFireability-13 9926457 m, 51793 m/sec, 46848583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 158/299 73/2000 ASLink-PT-03a-LTLFireability-13 10178001 m, 50308 m/sec, 48362420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 163/299 74/2000 ASLink-PT-03a-LTLFireability-13 10424589 m, 49317 m/sec, 49857209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 168/299 76/2000 ASLink-PT-03a-LTLFireability-13 10671833 m, 49448 m/sec, 51334492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 173/299 78/2000 ASLink-PT-03a-LTLFireability-13 10909383 m, 47510 m/sec, 52787654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 178/299 79/2000 ASLink-PT-03a-LTLFireability-13 11152031 m, 48529 m/sec, 54223182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 183/299 81/2000 ASLink-PT-03a-LTLFireability-13 11383881 m, 46370 m/sec, 55651524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 188/299 82/2000 ASLink-PT-03a-LTLFireability-13 11623477 m, 47919 m/sec, 57065255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 193/299 84/2000 ASLink-PT-03a-LTLFireability-13 11851319 m, 45568 m/sec, 58468269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 198/299 85/2000 ASLink-PT-03a-LTLFireability-13 12082835 m, 46303 m/sec, 59836880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 203/299 87/2000 ASLink-PT-03a-LTLFireability-13 12308323 m, 45097 m/sec, 61210823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 208/299 89/2000 ASLink-PT-03a-LTLFireability-13 12611366 m, 60608 m/sec, 62670346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 213/299 92/2000 ASLink-PT-03a-LTLFireability-13 13015778 m, 80882 m/sec, 64147026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 218/299 95/2000 ASLink-PT-03a-LTLFireability-13 13459428 m, 88730 m/sec, 65633131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 223/299 98/2000 ASLink-PT-03a-LTLFireability-13 13861132 m, 80340 m/sec, 67130344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 228/299 100/2000 ASLink-PT-03a-LTLFireability-13 14281889 m, 84151 m/sec, 68622288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 233/299 104/2000 ASLink-PT-03a-LTLFireability-13 14747771 m, 93176 m/sec, 70059434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 238/299 107/2000 ASLink-PT-03a-LTLFireability-13 15208857 m, 92217 m/sec, 71549770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 243/299 109/2000 ASLink-PT-03a-LTLFireability-13 15557537 m, 69736 m/sec, 73079995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 248/299 112/2000 ASLink-PT-03a-LTLFireability-13 15967683 m, 82029 m/sec, 74599841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 253/299 114/2000 ASLink-PT-03a-LTLFireability-13 16202077 m, 46878 m/sec, 76175720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 258/299 116/2000 ASLink-PT-03a-LTLFireability-13 16431863 m, 45957 m/sec, 77698377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 263/299 117/2000 ASLink-PT-03a-LTLFireability-13 16653136 m, 44254 m/sec, 79170184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 268/299 119/2000 ASLink-PT-03a-LTLFireability-13 16878739 m, 45120 m/sec, 80616468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 273/299 121/2000 ASLink-PT-03a-LTLFireability-13 17134419 m, 51136 m/sec, 82110376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 278/299 122/2000 ASLink-PT-03a-LTLFireability-13 17356969 m, 44510 m/sec, 83590325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 283/299 123/2000 ASLink-PT-03a-LTLFireability-13 17573725 m, 43351 m/sec, 85021633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 288/299 125/2000 ASLink-PT-03a-LTLFireability-13 17785040 m, 42263 m/sec, 86419501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 293/299 127/2000 ASLink-PT-03a-LTLFireability-13 18056383 m, 54268 m/sec, 87828132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 298/299 130/2000 ASLink-PT-03a-LTLFireability-13 18467951 m, 82313 m/sec, 89322116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 52 (type EXCL) for ASLink-PT-03a-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-10: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 30 ASLink-PT-03a-LTLFireability-10
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 ASLink-PT-03a-LTLFireability-13
[[35mlola[0m][I] time limit : 3291 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for ASLink-PT-03a-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 5/299 5/5 ASLink-PT-03a-LTLFireability-13 624623 m, -3568665 m/sec, 1252660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 52 (type EXCL) for ASLink-PT-03a-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 ASLink-PT-03a-LTLFireability-09
[[35mlola[0m][I] time limit : 328 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for ASLink-PT-03a-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3087
[[35mlola[0m][I] fired transitions : 10489
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 ASLink-PT-03a-LTLFireability-08
[[35mlola[0m][I] time limit : 364 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 5/364 5/2000 ASLink-PT-03a-LTLFireability-08 551678 m, 110335 m/sec, 1235598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 10/364 9/2000 ASLink-PT-03a-LTLFireability-08 1035109 m, 96686 m/sec, 2677203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 15/364 12/2000 ASLink-PT-03a-LTLFireability-08 1429026 m, 78783 m/sec, 4088150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 20/364 14/2000 ASLink-PT-03a-LTLFireability-08 1700835 m, 54361 m/sec, 5622738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 25/364 16/2000 ASLink-PT-03a-LTLFireability-08 2007773 m, 61387 m/sec, 7165325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 30/364 19/2000 ASLink-PT-03a-LTLFireability-08 2258885 m, 50222 m/sec, 8730025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 35/364 21/2000 ASLink-PT-03a-LTLFireability-08 2504023 m, 49027 m/sec, 10260410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 40/364 23/2000 ASLink-PT-03a-LTLFireability-08 2866796 m, 72554 m/sec, 11737885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 45/364 27/2000 ASLink-PT-03a-LTLFireability-08 3259381 m, 78517 m/sec, 13277589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 50/364 29/2000 ASLink-PT-03a-LTLFireability-08 3520313 m, 52186 m/sec, 14878608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 55/364 31/2000 ASLink-PT-03a-LTLFireability-08 3772214 m, 50380 m/sec, 16417038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 60/364 33/2000 ASLink-PT-03a-LTLFireability-08 4017380 m, 49033 m/sec, 17907726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 65/364 35/2000 ASLink-PT-03a-LTLFireability-08 4256004 m, 47724 m/sec, 19363420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 70/364 38/2000 ASLink-PT-03a-LTLFireability-08 4505112 m, 49821 m/sec, 20798775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 75/364 40/2000 ASLink-PT-03a-LTLFireability-08 4779897 m, 54957 m/sec, 22301810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 80/364 41/2000 ASLink-PT-03a-LTLFireability-08 5027544 m, 49529 m/sec, 23805814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 85/364 43/2000 ASLink-PT-03a-LTLFireability-08 5269158 m, 48322 m/sec, 25262759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 90/364 45/2000 ASLink-PT-03a-LTLFireability-08 5503800 m, 46928 m/sec, 26676882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 95/364 47/2000 ASLink-PT-03a-LTLFireability-08 5732977 m, 45835 m/sec, 28057959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 100/364 48/2000 ASLink-PT-03a-LTLFireability-08 5955883 m, 44581 m/sec, 29404237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 105/364 50/2000 ASLink-PT-03a-LTLFireability-08 6173606 m, 43544 m/sec, 30727011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 110/364 53/2000 ASLink-PT-03a-LTLFireability-08 6542772 m, 73833 m/sec, 32184599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 115/364 56/2000 ASLink-PT-03a-LTLFireability-08 6960259 m, 83497 m/sec, 33657799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 120/364 59/2000 ASLink-PT-03a-LTLFireability-08 7403098 m, 88567 m/sec, 35108448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 125/364 62/2000 ASLink-PT-03a-LTLFireability-08 7791489 m, 77678 m/sec, 36591408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 130/364 65/2000 ASLink-PT-03a-LTLFireability-08 8106742 m, 63050 m/sec, 38122345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 135/364 67/2000 ASLink-PT-03a-LTLFireability-08 8331205 m, 44892 m/sec, 39611390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 140/364 69/2000 ASLink-PT-03a-LTLFireability-08 8571680 m, 48095 m/sec, 41081952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 145/364 70/2000 ASLink-PT-03a-LTLFireability-08 8792936 m, 44251 m/sec, 42551605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 150/364 72/2000 ASLink-PT-03a-LTLFireability-08 9038421 m, 49097 m/sec, 43957902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 155/364 75/2000 ASLink-PT-03a-LTLFireability-08 9450021 m, 82320 m/sec, 45417088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 160/364 78/2000 ASLink-PT-03a-LTLFireability-08 9851522 m, 80300 m/sec, 46872969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 165/364 81/2000 ASLink-PT-03a-LTLFireability-08 10202188 m, 70133 m/sec, 48318034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 170/364 84/2000 ASLink-PT-03a-LTLFireability-08 10560749 m, 71712 m/sec, 49810026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 175/364 87/2000 ASLink-PT-03a-LTLFireability-08 10970842 m, 82018 m/sec, 51272121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 180/364 89/2000 ASLink-PT-03a-LTLFireability-08 11348254 m, 75482 m/sec, 52696644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 185/364 92/2000 ASLink-PT-03a-LTLFireability-08 11716241 m, 73597 m/sec, 54110516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 190/364 94/2000 ASLink-PT-03a-LTLFireability-08 11979824 m, 52716 m/sec, 55597656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 195/364 96/2000 ASLink-PT-03a-LTLFireability-08 12216134 m, 47262 m/sec, 57070330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 200/364 97/2000 ASLink-PT-03a-LTLFireability-08 12447925 m, 46358 m/sec, 58500154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 205/364 100/2000 ASLink-PT-03a-LTLFireability-08 12792212 m, 68857 m/sec, 59916872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 210/364 103/2000 ASLink-PT-03a-LTLFireability-08 13133892 m, 68336 m/sec, 61411153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 215/364 105/2000 ASLink-PT-03a-LTLFireability-08 13431031 m, 59427 m/sec, 62876530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 220/364 108/2000 ASLink-PT-03a-LTLFireability-08 13819743 m, 77742 m/sec, 64306054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 225/364 111/2000 ASLink-PT-03a-LTLFireability-08 14217199 m, 79491 m/sec, 65679479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 230/364 113/2000 ASLink-PT-03a-LTLFireability-08 14589270 m, 74414 m/sec, 67062801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 235/364 116/2000 ASLink-PT-03a-LTLFireability-08 14958847 m, 73915 m/sec, 68525944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 240/364 119/2000 ASLink-PT-03a-LTLFireability-08 15365847 m, 81400 m/sec, 69930630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 245/364 122/2000 ASLink-PT-03a-LTLFireability-08 15758055 m, 78441 m/sec, 71362290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 250/364 124/2000 ASLink-PT-03a-LTLFireability-08 16095740 m, 67537 m/sec, 72831228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 255/364 127/2000 ASLink-PT-03a-LTLFireability-08 16441469 m, 69145 m/sec, 74294101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 260/364 130/2000 ASLink-PT-03a-LTLFireability-08 16818105 m, 75327 m/sec, 75806496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 265/364 133/2000 ASLink-PT-03a-LTLFireability-08 17221976 m, 80774 m/sec, 77276682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 270/364 136/2000 ASLink-PT-03a-LTLFireability-08 17574149 m, 70434 m/sec, 78765780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 275/364 138/2000 ASLink-PT-03a-LTLFireability-08 17915751 m, 68320 m/sec, 80254442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 280/364 141/2000 ASLink-PT-03a-LTLFireability-08 18305181 m, 77886 m/sec, 81751184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 285/364 144/2000 ASLink-PT-03a-LTLFireability-08 18684461 m, 75856 m/sec, 83218044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 290/364 147/2000 ASLink-PT-03a-LTLFireability-08 19084181 m, 79944 m/sec, 84663449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 295/364 149/2000 ASLink-PT-03a-LTLFireability-08 19387454 m, 60654 m/sec, 86127780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 300/364 151/2000 ASLink-PT-03a-LTLFireability-08 19719629 m, 66435 m/sec, 87581857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 305/364 154/2000 ASLink-PT-03a-LTLFireability-08 20036056 m, 63285 m/sec, 89058968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 310/364 156/2000 ASLink-PT-03a-LTLFireability-08 20287465 m, 50281 m/sec, 90609764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 315/364 158/2000 ASLink-PT-03a-LTLFireability-08 20503098 m, 43126 m/sec, 92118055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 320/364 160/2000 ASLink-PT-03a-LTLFireability-08 20806346 m, 60649 m/sec, 93593480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 325/364 162/2000 ASLink-PT-03a-LTLFireability-08 21075616 m, 53854 m/sec, 95086267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 330/364 165/2000 ASLink-PT-03a-LTLFireability-08 21426824 m, 70241 m/sec, 96545174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 335/364 167/2000 ASLink-PT-03a-LTLFireability-08 21758855 m, 66406 m/sec, 98061615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 340/364 169/2000 ASLink-PT-03a-LTLFireability-08 21991275 m, 46484 m/sec, 99687664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 345/364 171/2000 ASLink-PT-03a-LTLFireability-08 22217929 m, 45330 m/sec, 101312711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 350/364 173/2000 ASLink-PT-03a-LTLFireability-08 22446230 m, 45660 m/sec, 102912468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 355/364 175/2000 ASLink-PT-03a-LTLFireability-08 22666415 m, 44037 m/sec, 104481518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 360/364 177/2000 ASLink-PT-03a-LTLFireability-08 22882795 m, 43276 m/sec, 106018985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 25 (type EXCL) for ASLink-PT-03a-LTLFireability-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 ASLink-PT-03a-LTLFireability-06
[[35mlola[0m][I] time limit : 364 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 ASLink-PT-03a-LTLFireability-08
[[35mlola[0m][I] time limit : 2916 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ASLink-PT-03a-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 234
[[35mlola[0m][I] fired transitions : 234
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 5/364 5/5 ASLink-PT-03a-LTLFireability-08 593539 m, -4457851 m/sec, 1389533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 25 (type EXCL) for ASLink-PT-03a-LTLFireability-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ASLink-PT-03a-LTLFireability-05
[[35mlola[0m][I] time limit : 415 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for ASLink-PT-03a-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 130
[[35mlola[0m][I] fired transitions : 131
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ASLink-PT-03a-LTLFireability-03
[[35mlola[0m][I] time limit : 484 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for ASLink-PT-03a-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 129
[[35mlola[0m][I] fired transitions : 129
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ASLink-PT-03a-LTLFireability-01
[[35mlola[0m][I] time limit : 581 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ASLink-PT-03a-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 129
[[35mlola[0m][I] fired transitions : 129
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 ASLink-PT-03a-LTLFireability-14
[[35mlola[0m][I] time limit : 726 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 5/726 3/2000 ASLink-PT-03a-LTLFireability-14 291644 m, 58328 m/sec, 387035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 10/726 5/2000 ASLink-PT-03a-LTLFireability-14 610561 m, 63783 m/sec, 818251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 15/726 8/2000 ASLink-PT-03a-LTLFireability-14 939783 m, 65844 m/sec, 1266723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 20/726 10/2000 ASLink-PT-03a-LTLFireability-14 1236163 m, 59276 m/sec, 1651768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 25/726 13/2000 ASLink-PT-03a-LTLFireability-14 1576789 m, 68125 m/sec, 2120568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 30/726 15/2000 ASLink-PT-03a-LTLFireability-14 1871223 m, 58886 m/sec, 2502165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 35/726 18/2000 ASLink-PT-03a-LTLFireability-14 2211473 m, 68050 m/sec, 2975100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 40/726 21/2000 ASLink-PT-03a-LTLFireability-14 2521136 m, 61932 m/sec, 3377725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 45/726 23/2000 ASLink-PT-03a-LTLFireability-14 2828612 m, 61495 m/sec, 3781778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 50/726 25/2000 ASLink-PT-03a-LTLFireability-14 3126757 m, 59629 m/sec, 4175286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 55/726 27/2000 ASLink-PT-03a-LTLFireability-14 3433369 m, 61322 m/sec, 4590165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 60/726 29/2000 ASLink-PT-03a-LTLFireability-14 3742172 m, 61760 m/sec, 5010619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 65/726 31/2000 ASLink-PT-03a-LTLFireability-14 4042505 m, 60066 m/sec, 5405211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 70/726 33/2000 ASLink-PT-03a-LTLFireability-14 4361442 m, 63787 m/sec, 5841645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 75/726 35/2000 ASLink-PT-03a-LTLFireability-14 4662290 m, 60169 m/sec, 6237802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 80/726 37/2000 ASLink-PT-03a-LTLFireability-14 4963931 m, 60328 m/sec, 6625465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 85/726 39/2000 ASLink-PT-03a-LTLFireability-14 5268996 m, 61013 m/sec, 7031760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 90/726 42/2000 ASLink-PT-03a-LTLFireability-14 5604556 m, 67112 m/sec, 7487635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 95/726 43/2000 ASLink-PT-03a-LTLFireability-14 5896967 m, 58482 m/sec, 7867183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 100/726 46/2000 ASLink-PT-03a-LTLFireability-14 6204912 m, 61589 m/sec, 8277460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 105/726 48/2000 ASLink-PT-03a-LTLFireability-14 6508213 m, 60660 m/sec, 8686728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 110/726 50/2000 ASLink-PT-03a-LTLFireability-14 6815377 m, 61432 m/sec, 9105079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 115/726 52/2000 ASLink-PT-03a-LTLFireability-14 7112684 m, 59461 m/sec, 9495659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 120/726 54/2000 ASLink-PT-03a-LTLFireability-14 7430995 m, 63662 m/sec, 9931431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 125/726 56/2000 ASLink-PT-03a-LTLFireability-14 7728668 m, 59534 m/sec, 10323394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 130/726 58/2000 ASLink-PT-03a-LTLFireability-14 8032499 m, 60766 m/sec, 10724174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 135/726 60/2000 ASLink-PT-03a-LTLFireability-14 8363912 m, 66282 m/sec, 11180918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 140/726 62/2000 ASLink-PT-03a-LTLFireability-14 8658702 m, 58958 m/sec, 11560495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 145/726 64/2000 ASLink-PT-03a-LTLFireability-14 8952937 m, 58847 m/sec, 11934075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 150/726 67/2000 ASLink-PT-03a-LTLFireability-14 9249924 m, 59397 m/sec, 12309737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 155/726 69/2000 ASLink-PT-03a-LTLFireability-14 9570495 m, 64114 m/sec, 12746895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 160/726 71/2000 ASLink-PT-03a-LTLFireability-14 9882047 m, 62310 m/sec, 13170715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 165/726 73/2000 ASLink-PT-03a-LTLFireability-14 10185505 m, 60691 m/sec, 13567925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 170/726 76/2000 ASLink-PT-03a-LTLFireability-14 10517312 m, 66361 m/sec, 14024495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 175/726 78/2000 ASLink-PT-03a-LTLFireability-14 10833248 m, 63187 m/sec, 14438781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 180/726 80/2000 ASLink-PT-03a-LTLFireability-14 11152845 m, 63919 m/sec, 14870682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 185/726 83/2000 ASLink-PT-03a-LTLFireability-14 11487364 m, 66903 m/sec, 15319144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 190/726 85/2000 ASLink-PT-03a-LTLFireability-14 11802267 m, 62980 m/sec, 15730994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 195/726 87/2000 ASLink-PT-03a-LTLFireability-14 12085870 m, 56720 m/sec, 16089391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 200/726 89/2000 ASLink-PT-03a-LTLFireability-14 12366281 m, 56082 m/sec, 16441200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 205/726 91/2000 ASLink-PT-03a-LTLFireability-14 12654943 m, 57732 m/sec, 16810556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 210/726 93/2000 ASLink-PT-03a-LTLFireability-14 12951731 m, 59357 m/sec, 17188480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 215/726 95/2000 ASLink-PT-03a-LTLFireability-14 13233441 m, 56342 m/sec, 17545927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 220/726 97/2000 ASLink-PT-03a-LTLFireability-14 13519494 m, 57210 m/sec, 17892348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 225/726 99/2000 ASLink-PT-03a-LTLFireability-14 13806405 m, 57382 m/sec, 18258474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 230/726 101/2000 ASLink-PT-03a-LTLFireability-14 14089722 m, 56663 m/sec, 18612521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 235/726 104/2000 ASLink-PT-03a-LTLFireability-14 14378600 m, 57775 m/sec, 18979830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 240/726 105/2000 ASLink-PT-03a-LTLFireability-14 14660129 m, 56305 m/sec, 19340951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 245/726 108/2000 ASLink-PT-03a-LTLFireability-14 14951152 m, 58204 m/sec, 19712449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 250/726 110/2000 ASLink-PT-03a-LTLFireability-14 15232885 m, 56346 m/sec, 20061800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 255/726 112/2000 ASLink-PT-03a-LTLFireability-14 15524117 m, 58246 m/sec, 20423111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 260/726 114/2000 ASLink-PT-03a-LTLFireability-14 15791911 m, 53558 m/sec, 20748507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 265/726 115/2000 ASLink-PT-03a-LTLFireability-14 16036939 m, 49005 m/sec, 21038091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 270/726 117/2000 ASLink-PT-03a-LTLFireability-14 16324482 m, 57508 m/sec, 21387242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 275/726 119/2000 ASLink-PT-03a-LTLFireability-14 16611660 m, 57435 m/sec, 21736205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 280/726 121/2000 ASLink-PT-03a-LTLFireability-14 16894125 m, 56493 m/sec, 22089153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 285/726 123/2000 ASLink-PT-03a-LTLFireability-14 17182987 m, 57772 m/sec, 22457588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 290/726 125/2000 ASLink-PT-03a-LTLFireability-14 17471660 m, 57734 m/sec, 22826982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 295/726 128/2000 ASLink-PT-03a-LTLFireability-14 17771815 m, 60031 m/sec, 23200870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 300/726 130/2000 ASLink-PT-03a-LTLFireability-14 18053995 m, 56436 m/sec, 23553188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 305/726 132/2000 ASLink-PT-03a-LTLFireability-14 18345117 m, 58224 m/sec, 23923251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 310/726 134/2000 ASLink-PT-03a-LTLFireability-14 18631341 m, 57244 m/sec, 24294334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 315/726 136/2000 ASLink-PT-03a-LTLFireability-14 18926520 m, 59035 m/sec, 24671342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 320/726 138/2000 ASLink-PT-03a-LTLFireability-14 19211707 m, 57037 m/sec, 25025870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 325/726 140/2000 ASLink-PT-03a-LTLFireability-14 19503209 m, 58300 m/sec, 25388318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 330/726 142/2000 ASLink-PT-03a-LTLFireability-14 19765004 m, 52359 m/sec, 25704197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 335/726 144/2000 ASLink-PT-03a-LTLFireability-14 20020212 m, 51041 m/sec, 26005452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 340/726 146/2000 ASLink-PT-03a-LTLFireability-14 20300453 m, 56048 m/sec, 26346208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 345/726 148/2000 ASLink-PT-03a-LTLFireability-14 20589473 m, 57804 m/sec, 26699314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 350/726 150/2000 ASLink-PT-03a-LTLFireability-14 20866809 m, 55467 m/sec, 27045488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 355/726 151/2000 ASLink-PT-03a-LTLFireability-14 21104680 m, 47574 m/sec, 27325682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 360/726 153/2000 ASLink-PT-03a-LTLFireability-14 21383277 m, 55719 m/sec, 27664150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 365/726 155/2000 ASLink-PT-03a-LTLFireability-14 21664805 m, 56305 m/sec, 28000739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 370/726 157/2000 ASLink-PT-03a-LTLFireability-14 21944511 m, 55941 m/sec, 28346665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 375/726 159/2000 ASLink-PT-03a-LTLFireability-14 22226755 m, 56448 m/sec, 28701784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 380/726 161/2000 ASLink-PT-03a-LTLFireability-14 22500361 m, 54721 m/sec, 29038064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 385/726 163/2000 ASLink-PT-03a-LTLFireability-14 22770674 m, 54062 m/sec, 29374689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 390/726 165/2000 ASLink-PT-03a-LTLFireability-14 23028781 m, 51621 m/sec, 29681776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 395/726 167/2000 ASLink-PT-03a-LTLFireability-14 23290251 m, 52294 m/sec, 29997994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 400/726 169/2000 ASLink-PT-03a-LTLFireability-14 23607472 m, 63444 m/sec, 30431342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 405/726 172/2000 ASLink-PT-03a-LTLFireability-14 23930046 m, 64514 m/sec, 30861564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 410/726 174/2000 ASLink-PT-03a-LTLFireability-14 24259259 m, 65842 m/sec, 31297560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 415/726 177/2000 ASLink-PT-03a-LTLFireability-14 24582167 m, 64581 m/sec, 31726207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 420/726 180/2000 ASLink-PT-03a-LTLFireability-14 24913920 m, 66350 m/sec, 32168880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 425/726 182/2000 ASLink-PT-03a-LTLFireability-14 25240691 m, 65354 m/sec, 32601464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 430/726 185/2000 ASLink-PT-03a-LTLFireability-14 25570465 m, 65954 m/sec, 33038914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 435/726 187/2000 ASLink-PT-03a-LTLFireability-14 25899335 m, 65774 m/sec, 33475299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 440/726 190/2000 ASLink-PT-03a-LTLFireability-14 26228021 m, 65737 m/sec, 33911054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 445/726 193/2000 ASLink-PT-03a-LTLFireability-14 26556078 m, 65611 m/sec, 34347169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 450/726 195/2000 ASLink-PT-03a-LTLFireability-14 26886360 m, 66056 m/sec, 34783968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 455/726 198/2000 ASLink-PT-03a-LTLFireability-14 27214677 m, 65663 m/sec, 35216130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 460/726 200/2000 ASLink-PT-03a-LTLFireability-14 27542851 m, 65634 m/sec, 35647657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 465/726 203/2000 ASLink-PT-03a-LTLFireability-14 27859979 m, 63425 m/sec, 36070131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 470/726 205/2000 ASLink-PT-03a-LTLFireability-14 28191199 m, 66244 m/sec, 36526419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 475/726 208/2000 ASLink-PT-03a-LTLFireability-14 28515890 m, 64938 m/sec, 36956004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 480/726 210/2000 ASLink-PT-03a-LTLFireability-14 28844003 m, 65622 m/sec, 37390846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 485/726 213/2000 ASLink-PT-03a-LTLFireability-14 29169728 m, 65145 m/sec, 37823517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 490/726 215/2000 ASLink-PT-03a-LTLFireability-14 29498840 m, 65822 m/sec, 38260971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 495/726 218/2000 ASLink-PT-03a-LTLFireability-14 29826896 m, 65611 m/sec, 38698205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 500/726 221/2000 ASLink-PT-03a-LTLFireability-14 30154634 m, 65547 m/sec, 39131698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 505/726 223/2000 ASLink-PT-03a-LTLFireability-14 30483489 m, 65771 m/sec, 39567639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 510/726 226/2000 ASLink-PT-03a-LTLFireability-14 30810713 m, 65444 m/sec, 40001570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 515/726 228/2000 ASLink-PT-03a-LTLFireability-14 31140478 m, 65953 m/sec, 40441649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 520/726 231/2000 ASLink-PT-03a-LTLFireability-14 31465964 m, 65097 m/sec, 40872813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 525/726 234/2000 ASLink-PT-03a-LTLFireability-14 31792795 m, 65366 m/sec, 41305281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 530/726 236/2000 ASLink-PT-03a-LTLFireability-14 32120229 m, 65486 m/sec, 41740003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 535/726 239/2000 ASLink-PT-03a-LTLFireability-14 32452221 m, 66398 m/sec, 42182438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 540/726 241/2000 ASLink-PT-03a-LTLFireability-14 32778487 m, 65253 m/sec, 42614243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 545/726 244/2000 ASLink-PT-03a-LTLFireability-14 33106493 m, 65601 m/sec, 43048811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 550/726 247/2000 ASLink-PT-03a-LTLFireability-14 33433035 m, 65308 m/sec, 43482588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 555/726 249/2000 ASLink-PT-03a-LTLFireability-14 33757882 m, 64969 m/sec, 43913467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 560/726 252/2000 ASLink-PT-03a-LTLFireability-14 34078345 m, 64092 m/sec, 44341018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 565/726 254/2000 ASLink-PT-03a-LTLFireability-14 34396201 m, 63571 m/sec, 44761052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 570/726 257/2000 ASLink-PT-03a-LTLFireability-14 34724786 m, 65717 m/sec, 45197742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 575/726 259/2000 ASLink-PT-03a-LTLFireability-14 35052222 m, 65487 m/sec, 45631108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 580/726 262/2000 ASLink-PT-03a-LTLFireability-14 35380942 m, 65744 m/sec, 46065485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 585/726 265/2000 ASLink-PT-03a-LTLFireability-14 35711307 m, 66073 m/sec, 46497753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 590/726 267/2000 ASLink-PT-03a-LTLFireability-14 36021891 m, 62116 m/sec, 46923842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 595/726 269/2000 ASLink-PT-03a-LTLFireability-14 36334602 m, 62542 m/sec, 47341590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 600/726 271/2000 ASLink-PT-03a-LTLFireability-14 36647881 m, 62655 m/sec, 47760796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 605/726 273/2000 ASLink-PT-03a-LTLFireability-14 36957168 m, 61857 m/sec, 48171349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 610/726 275/2000 ASLink-PT-03a-LTLFireability-14 37254886 m, 59543 m/sec, 48566783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 586
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 615/726 277/2000 ASLink-PT-03a-LTLFireability-14 37558890 m, 60800 m/sec, 48964617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 620/726 279/2000 ASLink-PT-03a-LTLFireability-14 37873305 m, 62883 m/sec, 49384235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 625/726 281/2000 ASLink-PT-03a-LTLFireability-14 38185105 m, 62360 m/sec, 49798606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 592
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 630/726 283/2000 ASLink-PT-03a-LTLFireability-14 38489811 m, 60941 m/sec, 50204952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 635/726 285/2000 ASLink-PT-03a-LTLFireability-14 38781603 m, 58358 m/sec, 50594236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 640/726 287/2000 ASLink-PT-03a-LTLFireability-14 39086670 m, 61013 m/sec, 51003378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 645/726 289/2000 ASLink-PT-03a-LTLFireability-14 39395168 m, 61699 m/sec, 51414448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 650/726 291/2000 ASLink-PT-03a-LTLFireability-14 39703484 m, 61663 m/sec, 51824547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 655/726 293/2000 ASLink-PT-03a-LTLFireability-14 40011942 m, 61691 m/sec, 52234309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 660/726 295/2000 ASLink-PT-03a-LTLFireability-14 40320561 m, 61723 m/sec, 52644415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 665/726 297/2000 ASLink-PT-03a-LTLFireability-14 40627522 m, 61392 m/sec, 53052227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 670/726 299/2000 ASLink-PT-03a-LTLFireability-14 40938975 m, 62290 m/sec, 53466489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 675/726 301/2000 ASLink-PT-03a-LTLFireability-14 41238571 m, 59919 m/sec, 53847904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 680/726 303/2000 ASLink-PT-03a-LTLFireability-14 41533096 m, 58905 m/sec, 54204312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 685/726 305/2000 ASLink-PT-03a-LTLFireability-14 41802839 m, 53948 m/sec, 54531632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 690/726 307/2000 ASLink-PT-03a-LTLFireability-14 42101725 m, 59777 m/sec, 54896230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 695/726 309/2000 ASLink-PT-03a-LTLFireability-14 42394758 m, 58606 m/sec, 55251966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for ASLink-PT-03a-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 42480278
[[35mlola[0m][I] fired transitions : 55355603
[[35mlola[0m][I] time used : 697
[[35mlola[0m][I] memory pages used : 310
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ASLink-PT-03a-LTLFireability-04
[[35mlola[0m][I] time limit : 736 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for ASLink-PT-03a-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 ASLink-PT-03a-LTLFireability-11
[[35mlola[0m][I] time limit : 1104 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for ASLink-PT-03a-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ASLink-PT-03a-LTLFireability-00
[[35mlola[0m][I] time limit : 2209 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 3/2209 2/2000 ASLink-PT-03a-LTLFireability-00 222431 m, 44486 m/sec, 295299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 8/2209 5/2000 ASLink-PT-03a-LTLFireability-00 539010 m, 63315 m/sec, 722499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 13/2209 7/2000 ASLink-PT-03a-LTLFireability-00 857408 m, 63679 m/sec, 1156287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 18/2209 10/2000 ASLink-PT-03a-LTLFireability-00 1157864 m, 60091 m/sec, 1548301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 23/2209 12/2000 ASLink-PT-03a-LTLFireability-00 1489689 m, 66365 m/sec, 2005460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 28/2209 15/2000 ASLink-PT-03a-LTLFireability-00 1802857 m, 62633 m/sec, 2416374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 33/2209 17/2000 ASLink-PT-03a-LTLFireability-00 2114910 m, 62410 m/sec, 2835676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 38/2209 20/2000 ASLink-PT-03a-LTLFireability-00 2447495 m, 66517 m/sec, 3285026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 43/2209 22/2000 ASLink-PT-03a-LTLFireability-00 2746064 m, 59713 m/sec, 3673169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 48/2209 25/2000 ASLink-PT-03a-LTLFireability-00 3047433 m, 60273 m/sec, 4063446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 53/2209 27/2000 ASLink-PT-03a-LTLFireability-00 3351897 m, 60892 m/sec, 4479638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 58/2209 29/2000 ASLink-PT-03a-LTLFireability-00 3647820 m, 59184 m/sec, 4872585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 63/2209 31/2000 ASLink-PT-03a-LTLFireability-00 3955040 m, 61444 m/sec, 5287679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 68/2209 33/2000 ASLink-PT-03a-LTLFireability-00 4269583 m, 62908 m/sec, 5716118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 73/2209 34/2000 ASLink-PT-03a-LTLFireability-00 4568317 m, 59746 m/sec, 6109036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 78/2209 37/2000 ASLink-PT-03a-LTLFireability-00 4877666 m, 61869 m/sec, 6510457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 83/2209 39/2000 ASLink-PT-03a-LTLFireability-00 5170686 m, 58604 m/sec, 6880128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 88/2209 41/2000 ASLink-PT-03a-LTLFireability-00 5499916 m, 65846 m/sec, 7339102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 93/2209 43/2000 ASLink-PT-03a-LTLFireability-00 5796682 m, 59353 m/sec, 7726053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 98/2209 45/2000 ASLink-PT-03a-LTLFireability-00 6108456 m, 62354 m/sec, 8138513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 103/2209 47/2000 ASLink-PT-03a-LTLFireability-00 6410766 m, 60462 m/sec, 8551821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 108/2209 49/2000 ASLink-PT-03a-LTLFireability-00 6705172 m, 58881 m/sec, 8942365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 113/2209 51/2000 ASLink-PT-03a-LTLFireability-00 7011301 m, 61225 m/sec, 9354883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 118/2209 53/2000 ASLink-PT-03a-LTLFireability-00 7320321 m, 61804 m/sec, 9776684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 123/2209 55/2000 ASLink-PT-03a-LTLFireability-00 7612133 m, 58362 m/sec, 10161841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 128/2209 57/2000 ASLink-PT-03a-LTLFireability-00 7907416 m, 59056 m/sec, 10544593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 133/2209 60/2000 ASLink-PT-03a-LTLFireability-00 8233594 m, 65235 m/sec, 10999800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 138/2209 62/2000 ASLink-PT-03a-LTLFireability-00 8527119 m, 58705 m/sec, 11382112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 143/2209 64/2000 ASLink-PT-03a-LTLFireability-00 8832757 m, 61127 m/sec, 11778556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 148/2209 66/2000 ASLink-PT-03a-LTLFireability-00 9115262 m, 56501 m/sec, 12119893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 153/2209 68/2000 ASLink-PT-03a-LTLFireability-00 9418488 m, 60645 m/sec, 12528329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 158/2209 70/2000 ASLink-PT-03a-LTLFireability-00 9727134 m, 61729 m/sec, 12943099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 163/2209 72/2000 ASLink-PT-03a-LTLFireability-00 10044188 m, 63410 m/sec, 13374340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 168/2209 75/2000 ASLink-PT-03a-LTLFireability-00 10362436 m, 63649 m/sec, 13805074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 173/2209 77/2000 ASLink-PT-03a-LTLFireability-00 10670435 m, 61599 m/sec, 14214382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 178/2209 79/2000 ASLink-PT-03a-LTLFireability-00 10978007 m, 61514 m/sec, 14615437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 183/2209 82/2000 ASLink-PT-03a-LTLFireability-00 11314780 m, 67354 m/sec, 15084101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 188/2209 84/2000 ASLink-PT-03a-LTLFireability-00 11621920 m, 61428 m/sec, 15483507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 193/2209 86/2000 ASLink-PT-03a-LTLFireability-00 11936051 m, 62826 m/sec, 15889882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 198/2209 88/2000 ASLink-PT-03a-LTLFireability-00 12217091 m, 56208 m/sec, 16238197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 203/2209 90/2000 ASLink-PT-03a-LTLFireability-00 12508174 m, 58216 m/sec, 16607485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 208/2209 92/2000 ASLink-PT-03a-LTLFireability-00 12800343 m, 58433 m/sec, 16978556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 213/2209 94/2000 ASLink-PT-03a-LTLFireability-00 13092327 m, 58396 m/sec, 17349088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 218/2209 96/2000 ASLink-PT-03a-LTLFireability-00 13374294 m, 56393 m/sec, 17691325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 223/2209 98/2000 ASLink-PT-03a-LTLFireability-00 13662437 m, 57628 m/sec, 18053028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 228/2209 100/2000 ASLink-PT-03a-LTLFireability-00 13950093 m, 57531 m/sec, 18410947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1619 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 233/2209 103/2000 ASLink-PT-03a-LTLFireability-00 14236188 m, 57219 m/sec, 18772013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1624 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 238/2209 105/2000 ASLink-PT-03a-LTLFireability-00 14525507 m, 57863 m/sec, 19138221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1629 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 243/2209 107/2000 ASLink-PT-03a-LTLFireability-00 14814648 m, 57828 m/sec, 19505872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1634 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 248/2209 109/2000 ASLink-PT-03a-LTLFireability-00 15098613 m, 56793 m/sec, 19854903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1639 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 253/2209 111/2000 ASLink-PT-03a-LTLFireability-00 15389168 m, 58111 m/sec, 20215394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1644 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 258/2209 113/2000 ASLink-PT-03a-LTLFireability-00 15672836 m, 56733 m/sec, 20563809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1649 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 263/2209 114/2000 ASLink-PT-03a-LTLFireability-00 15901183 m, 45669 m/sec, 20834247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1654 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 268/2209 116/2000 ASLink-PT-03a-LTLFireability-00 16188146 m, 57392 m/sec, 21180556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1659 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 273/2209 118/2000 ASLink-PT-03a-LTLFireability-00 16475410 m, 57452 m/sec, 21529615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1664 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 278/2209 121/2000 ASLink-PT-03a-LTLFireability-00 16757087 m, 56335 m/sec, 21880755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1669 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 283/2209 123/2000 ASLink-PT-03a-LTLFireability-00 17046898 m, 57962 m/sec, 22247589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1674 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 288/2209 125/2000 ASLink-PT-03a-LTLFireability-00 17337207 m, 58061 m/sec, 22616717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1679 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 293/2209 127/2000 ASLink-PT-03a-LTLFireability-00 17632101 m, 58978 m/sec, 22979137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 298/2209 129/2000 ASLink-PT-03a-LTLFireability-00 17916315 m, 56842 m/sec, 23335773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1689 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 303/2209 131/2000 ASLink-PT-03a-LTLFireability-00 18208024 m, 58341 m/sec, 23705033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1694 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 308/2209 133/2000 ASLink-PT-03a-LTLFireability-00 18497583 m, 57911 m/sec, 24077207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1699 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 314/2209 135/2000 ASLink-PT-03a-LTLFireability-00 18793867 m, 59256 m/sec, 24452019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 319/2209 137/2000 ASLink-PT-03a-LTLFireability-00 19075064 m, 56239 m/sec, 24802173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 324/2209 139/2000 ASLink-PT-03a-LTLFireability-00 19367807 m, 58548 m/sec, 25162944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 329/2209 141/2000 ASLink-PT-03a-LTLFireability-00 19610053 m, 48449 m/sec, 25450232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 334/2209 143/2000 ASLink-PT-03a-LTLFireability-00 19874136 m, 52816 m/sec, 25763668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 339/2209 145/2000 ASLink-PT-03a-LTLFireability-00 20164246 m, 58022 m/sec, 26116684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 344/2209 147/2000 ASLink-PT-03a-LTLFireability-00 20451567 m, 57464 m/sec, 26474416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 349/2209 149/2000 ASLink-PT-03a-LTLFireability-00 20695721 m, 48830 m/sec, 26766671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 354/2209 151/2000 ASLink-PT-03a-LTLFireability-00 20958054 m, 52466 m/sec, 27080173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 359/2209 153/2000 ASLink-PT-03a-LTLFireability-00 21250338 m, 58456 m/sec, 27433691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 364/2209 155/2000 ASLink-PT-03a-LTLFireability-00 21542150 m, 58362 m/sec, 27788685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 369/2209 157/2000 ASLink-PT-03a-LTLFireability-00 21832982 m, 58166 m/sec, 28148936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 374/2209 159/2000 ASLink-PT-03a-LTLFireability-00 22122305 m, 57864 m/sec, 28511171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 379/2209 161/2000 ASLink-PT-03a-LTLFireability-00 22394275 m, 54394 m/sec, 28845290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 384/2209 163/2000 ASLink-PT-03a-LTLFireability-00 22654971 m, 52139 m/sec, 29160357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 389/2209 164/2000 ASLink-PT-03a-LTLFireability-00 22904046 m, 49815 m/sec, 29455096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 394/2209 167/2000 ASLink-PT-03a-LTLFireability-00 23201193 m, 59429 m/sec, 29825610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 399/2209 169/2000 ASLink-PT-03a-LTLFireability-00 23517161 m, 63193 m/sec, 30263496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 404/2209 172/2000 ASLink-PT-03a-LTLFireability-00 23834376 m, 63443 m/sec, 30686065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 409/2209 174/2000 ASLink-PT-03a-LTLFireability-00 24156094 m, 64343 m/sec, 31114670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 414/2209 177/2000 ASLink-PT-03a-LTLFireability-00 24468819 m, 62545 m/sec, 31527580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 419/2209 179/2000 ASLink-PT-03a-LTLFireability-00 24786175 m, 63471 m/sec, 31948832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 424/2209 182/2000 ASLink-PT-03a-LTLFireability-00 25102187 m, 63202 m/sec, 32368086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 429/2209 184/2000 ASLink-PT-03a-LTLFireability-00 25415425 m, 62647 m/sec, 32783041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 434/2209 187/2000 ASLink-PT-03a-LTLFireability-00 25733710 m, 63657 m/sec, 33207791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 439/2209 189/2000 ASLink-PT-03a-LTLFireability-00 26048298 m, 62917 m/sec, 33623508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 444/2209 192/2000 ASLink-PT-03a-LTLFireability-00 26364227 m, 63185 m/sec, 34041906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 449/2209 194/2000 ASLink-PT-03a-LTLFireability-00 26678556 m, 62865 m/sec, 34456748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 454/2209 197/2000 ASLink-PT-03a-LTLFireability-00 26993918 m, 63072 m/sec, 34871560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 459/2209 199/2000 ASLink-PT-03a-LTLFireability-00 27306844 m, 62585 m/sec, 35282882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 464/2209 201/2000 ASLink-PT-03a-LTLFireability-00 27619688 m, 62568 m/sec, 35700979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 469/2209 204/2000 ASLink-PT-03a-LTLFireability-00 27940249 m, 64112 m/sec, 36139786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 474/2209 206/2000 ASLink-PT-03a-LTLFireability-00 28253281 m, 62606 m/sec, 36553611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 479/2209 209/2000 ASLink-PT-03a-LTLFireability-00 28569022 m, 63148 m/sec, 36972264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 484/2209 211/2000 ASLink-PT-03a-LTLFireability-00 28883972 m, 62990 m/sec, 37390164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 489/2209 214/2000 ASLink-PT-03a-LTLFireability-00 29195299 m, 62265 m/sec, 37802410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 494/2209 216/2000 ASLink-PT-03a-LTLFireability-00 29509231 m, 62786 m/sec, 38219037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 499/2209 219/2000 ASLink-PT-03a-LTLFireability-00 29827611 m, 63676 m/sec, 38643704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 504/2209 221/2000 ASLink-PT-03a-LTLFireability-00 30140157 m, 62509 m/sec, 39056378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 509/2209 224/2000 ASLink-PT-03a-LTLFireability-00 30454623 m, 62893 m/sec, 39472582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 514/2209 226/2000 ASLink-PT-03a-LTLFireability-00 30767447 m, 62564 m/sec, 39887744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 519/2209 229/2000 ASLink-PT-03a-LTLFireability-00 31079827 m, 62476 m/sec, 40302546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 524/2209 231/2000 ASLink-PT-03a-LTLFireability-00 31394770 m, 62988 m/sec, 40722161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 529/2209 234/2000 ASLink-PT-03a-LTLFireability-00 31707013 m, 62448 m/sec, 41135899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 534/2209 236/2000 ASLink-PT-03a-LTLFireability-00 32021784 m, 62954 m/sec, 41552599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 539/2209 239/2000 ASLink-PT-03a-LTLFireability-00 32337481 m, 63139 m/sec, 41971035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 544/2209 241/2000 ASLink-PT-03a-LTLFireability-00 32648963 m, 62296 m/sec, 42383416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 549/2209 244/2000 ASLink-PT-03a-LTLFireability-00 32963677 m, 62942 m/sec, 42801371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 554/2209 246/2000 ASLink-PT-03a-LTLFireability-00 33279226 m, 63109 m/sec, 43221815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 559/2209 249/2000 ASLink-PT-03a-LTLFireability-00 33590012 m, 62157 m/sec, 43632679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 564/2209 251/2000 ASLink-PT-03a-LTLFireability-00 33905870 m, 63171 m/sec, 44051500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 569/2209 254/2000 ASLink-PT-03a-LTLFireability-00 34223243 m, 63474 m/sec, 44472226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 574/2209 256/2000 ASLink-PT-03a-LTLFireability-00 34540168 m, 63385 m/sec, 44892254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 579/2209 259/2000 ASLink-PT-03a-LTLFireability-00 34856965 m, 63359 m/sec, 45312333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-03a-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 584/2209 261/2000 ASLink-PT-03a-LTLFireability-00 35171828 m, 62972 m/sec, 45726576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-07: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-03a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-03a-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ASLink-PT-03a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ASLink-PT-03a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620118500044"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ASLink-PT-03a.tgz
mv ASLink-PT-03a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;