About the Execution of LoLA for ASLink-PT-02a
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16205.363 | 1586599.00 | 1602741.00 | 5325.80 | ??????F???F???F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620118500028.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ASLink-PT-02a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620118500028
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 700K
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K May 19 07:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 19 15:22 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K May 19 07:11 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K May 19 17:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 18:01 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 122K Apr 11 18:01 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Apr 11 18:00 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 52K Apr 11 18:00 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:26 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:26 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 279K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ASLink-PT-02a-LTLFireability-00
FORMULA_NAME ASLink-PT-02a-LTLFireability-01
FORMULA_NAME ASLink-PT-02a-LTLFireability-02
FORMULA_NAME ASLink-PT-02a-LTLFireability-03
FORMULA_NAME ASLink-PT-02a-LTLFireability-04
FORMULA_NAME ASLink-PT-02a-LTLFireability-05
FORMULA_NAME ASLink-PT-02a-LTLFireability-06
FORMULA_NAME ASLink-PT-02a-LTLFireability-07
FORMULA_NAME ASLink-PT-02a-LTLFireability-08
FORMULA_NAME ASLink-PT-02a-LTLFireability-09
FORMULA_NAME ASLink-PT-02a-LTLFireability-10
FORMULA_NAME ASLink-PT-02a-LTLFireability-11
FORMULA_NAME ASLink-PT-02a-LTLFireability-12
FORMULA_NAME ASLink-PT-02a-LTLFireability-13
FORMULA_NAME ASLink-PT-02a-LTLFireability-14
FORMULA_NAME ASLink-PT-02a-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717017324992
FORMULA ASLink-PT-02a-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-02a-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-02a-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717018911591
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 23 (type CNST) for 22 ASLink-PT-02a-LTLFireability-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 23 (type CNST) for ASLink-PT-02a-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 34 ASLink-PT-02a-LTLFireability-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for ASLink-PT-02a-LTLFireability-10
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-29 21:15:27] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ASLink-PT-02a-LTLFireability-00
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 6 ASLink-PT-02a-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 6 ASLink-PT-02a-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 50 ASLink-PT-02a-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for ASLink-PT-02a-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for ASLink-PT-02a-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 57 (type FNDP) for ASLink-PT-02a-LTLFireability-02 (obsolete)
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for ASLink-PT-02a-LTLFireability-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 210
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 4/276 4/2000 ASLink-PT-02a-LTLFireability-00 540848 m, 108169 m/sec, 1444764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 9/276 8/2000 ASLink-PT-02a-LTLFireability-00 1094932 m, 110816 m/sec, 3203916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 14/276 11/2000 ASLink-PT-02a-LTLFireability-00 1594740 m, 99961 m/sec, 4996670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 19/276 15/2000 ASLink-PT-02a-LTLFireability-00 2111600 m, 103372 m/sec, 6806117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 24/276 19/2000 ASLink-PT-02a-LTLFireability-00 2661042 m, 109888 m/sec, 8618892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 29/276 22/2000 ASLink-PT-02a-LTLFireability-00 3176041 m, 102999 m/sec, 10411008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 34/276 26/2000 ASLink-PT-02a-LTLFireability-00 3680216 m, 100835 m/sec, 12224081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 39/276 28/2000 ASLink-PT-02a-LTLFireability-00 4047791 m, 73515 m/sec, 14267760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 44/276 30/2000 ASLink-PT-02a-LTLFireability-00 4325916 m, 55625 m/sec, 16377826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 49/276 32/2000 ASLink-PT-02a-LTLFireability-00 4631139 m, 61044 m/sec, 18462145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 54/276 34/2000 ASLink-PT-02a-LTLFireability-00 4908493 m, 55470 m/sec, 20555078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 59/276 36/2000 ASLink-PT-02a-LTLFireability-00 5212351 m, 60771 m/sec, 22636164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 64/276 38/2000 ASLink-PT-02a-LTLFireability-00 5492120 m, 55953 m/sec, 24742565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 69/276 40/2000 ASLink-PT-02a-LTLFireability-00 5785946 m, 58765 m/sec, 26869765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 74/276 42/2000 ASLink-PT-02a-LTLFireability-00 6010047 m, 44820 m/sec, 28961678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 79/276 43/2000 ASLink-PT-02a-LTLFireability-00 6249326 m, 47855 m/sec, 31084779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 84/276 45/2000 ASLink-PT-02a-LTLFireability-00 6475641 m, 45263 m/sec, 33178928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 89/276 46/2000 ASLink-PT-02a-LTLFireability-00 6706164 m, 46104 m/sec, 35289849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 94/276 48/2000 ASLink-PT-02a-LTLFireability-00 6942959 m, 47359 m/sec, 37395925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 99/276 49/2000 ASLink-PT-02a-LTLFireability-00 7167980 m, 45004 m/sec, 39520688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 104/276 52/2000 ASLink-PT-02a-LTLFireability-00 7526845 m, 71773 m/sec, 41561745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 109/276 55/2000 ASLink-PT-02a-LTLFireability-00 7913169 m, 77264 m/sec, 43532217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 114/276 57/2000 ASLink-PT-02a-LTLFireability-00 8253567 m, 68079 m/sec, 45503763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 119/276 60/2000 ASLink-PT-02a-LTLFireability-00 8594019 m, 68090 m/sec, 47485647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 124/276 63/2000 ASLink-PT-02a-LTLFireability-00 8947653 m, 70726 m/sec, 49425413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 129/276 65/2000 ASLink-PT-02a-LTLFireability-00 9270911 m, 64651 m/sec, 51387296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 134/276 68/2000 ASLink-PT-02a-LTLFireability-00 9640415 m, 73900 m/sec, 53331229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 139/276 70/2000 ASLink-PT-02a-LTLFireability-00 9957463 m, 63409 m/sec, 55290788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 144/276 73/2000 ASLink-PT-02a-LTLFireability-00 10361541 m, 80815 m/sec, 57262974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 149/276 76/2000 ASLink-PT-02a-LTLFireability-00 10722323 m, 72156 m/sec, 59188620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 154/276 78/2000 ASLink-PT-02a-LTLFireability-00 11058025 m, 67140 m/sec, 61112590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 159/276 81/2000 ASLink-PT-02a-LTLFireability-00 11348889 m, 58172 m/sec, 63049827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 164/276 83/2000 ASLink-PT-02a-LTLFireability-00 11674010 m, 65024 m/sec, 64983537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 169/276 85/2000 ASLink-PT-02a-LTLFireability-00 11974674 m, 60132 m/sec, 66937452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 174/276 88/2000 ASLink-PT-02a-LTLFireability-00 12364012 m, 77867 m/sec, 68855912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 179/276 91/2000 ASLink-PT-02a-LTLFireability-00 12703083 m, 67814 m/sec, 70771794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 184/276 93/2000 ASLink-PT-02a-LTLFireability-00 13024701 m, 64323 m/sec, 72677033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 189/276 96/2000 ASLink-PT-02a-LTLFireability-00 13327225 m, 60504 m/sec, 74591001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 194/276 98/2000 ASLink-PT-02a-LTLFireability-00 13632369 m, 61028 m/sec, 76502352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 199/276 100/2000 ASLink-PT-02a-LTLFireability-00 13947695 m, 63065 m/sec, 78426091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 204/276 103/2000 ASLink-PT-02a-LTLFireability-00 14332265 m, 76914 m/sec, 80329836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 209/276 106/2000 ASLink-PT-02a-LTLFireability-00 14677465 m, 69040 m/sec, 82247653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 214/276 108/2000 ASLink-PT-02a-LTLFireability-00 14983977 m, 61302 m/sec, 84184164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 219/276 110/2000 ASLink-PT-02a-LTLFireability-00 15298673 m, 62939 m/sec, 86108530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 224/276 113/2000 ASLink-PT-02a-LTLFireability-00 15603775 m, 61020 m/sec, 88047117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 229/276 115/2000 ASLink-PT-02a-LTLFireability-00 15945188 m, 68282 m/sec, 90010330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 234/276 118/2000 ASLink-PT-02a-LTLFireability-00 16369255 m, 84813 m/sec, 91923666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 239/276 121/2000 ASLink-PT-02a-LTLFireability-00 16718637 m, 69876 m/sec, 93829069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 244/276 123/2000 ASLink-PT-02a-LTLFireability-00 17059347 m, 68142 m/sec, 95746253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 249/276 126/2000 ASLink-PT-02a-LTLFireability-00 17399419 m, 68014 m/sec, 97660763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 254/276 128/2000 ASLink-PT-02a-LTLFireability-00 17688841 m, 57884 m/sec, 99569206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 259/276 130/2000 ASLink-PT-02a-LTLFireability-00 17981703 m, 58572 m/sec, 101497859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 264/276 133/2000 ASLink-PT-02a-LTLFireability-00 18314606 m, 66580 m/sec, 103414462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 269/276 135/2000 ASLink-PT-02a-LTLFireability-00 18610882 m, 59255 m/sec, 105337955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 274/276 137/2000 ASLink-PT-02a-LTLFireability-00 18904607 m, 58745 m/sec, 107267470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for ASLink-PT-02a-LTLFireability-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 ASLink-PT-02a-LTLFireability-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ASLink-PT-02a-LTLFireability-00
[[35mlola[0m][I] time limit : 3319 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for ASLink-PT-02a-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/276 5/5 ASLink-PT-02a-LTLFireability-00 623234 m, -3656274 m/sec, 1700386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for ASLink-PT-02a-LTLFireability-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ASLink-PT-02a-LTLFireability-09
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/300 4/2000 ASLink-PT-02a-LTLFireability-09 540662 m, 108132 m/sec, 1690347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/300 8/2000 ASLink-PT-02a-LTLFireability-09 1035079 m, 98883 m/sec, 3399666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 15/300 11/2000 ASLink-PT-02a-LTLFireability-09 1530078 m, 98999 m/sec, 5091965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 20/300 15/2000 ASLink-PT-02a-LTLFireability-09 2049926 m, 103969 m/sec, 6803403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 25/300 18/2000 ASLink-PT-02a-LTLFireability-09 2507075 m, 91429 m/sec, 8511966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 30/300 22/2000 ASLink-PT-02a-LTLFireability-09 2945976 m, 87780 m/sec, 10386530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 35/300 25/2000 ASLink-PT-02a-LTLFireability-09 3265984 m, 64001 m/sec, 12269803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 40/300 28/2000 ASLink-PT-02a-LTLFireability-09 3592150 m, 65233 m/sec, 14143549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 45/300 31/2000 ASLink-PT-02a-LTLFireability-09 3955198 m, 72609 m/sec, 16020735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 50/300 34/2000 ASLink-PT-02a-LTLFireability-09 4314146 m, 71789 m/sec, 17921407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 55/300 36/2000 ASLink-PT-02a-LTLFireability-09 4656698 m, 68510 m/sec, 19783106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 60/300 39/2000 ASLink-PT-02a-LTLFireability-09 4956322 m, 59924 m/sec, 21649364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 65/300 42/2000 ASLink-PT-02a-LTLFireability-09 5273971 m, 63529 m/sec, 23513299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 70/300 45/2000 ASLink-PT-02a-LTLFireability-09 5609988 m, 67203 m/sec, 25353463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 75/300 47/2000 ASLink-PT-02a-LTLFireability-09 5909003 m, 59803 m/sec, 27213890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 80/300 50/2000 ASLink-PT-02a-LTLFireability-09 6243559 m, 66911 m/sec, 29093538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 85/300 53/2000 ASLink-PT-02a-LTLFireability-09 6618050 m, 74898 m/sec, 30956778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 90/300 55/2000 ASLink-PT-02a-LTLFireability-09 6954846 m, 67359 m/sec, 32831015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 95/300 58/2000 ASLink-PT-02a-LTLFireability-09 7275479 m, 64126 m/sec, 34703257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 100/300 60/2000 ASLink-PT-02a-LTLFireability-09 7589179 m, 62740 m/sec, 36578046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 105/300 63/2000 ASLink-PT-02a-LTLFireability-09 7967984 m, 75761 m/sec, 38465793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 110/300 66/2000 ASLink-PT-02a-LTLFireability-09 8307800 m, 67963 m/sec, 40315316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 115/300 69/2000 ASLink-PT-02a-LTLFireability-09 8618242 m, 62088 m/sec, 42163587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 120/300 71/2000 ASLink-PT-02a-LTLFireability-09 8912650 m, 58881 m/sec, 44013862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 125/300 73/2000 ASLink-PT-02a-LTLFireability-09 9203559 m, 58181 m/sec, 45853609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 130/300 76/2000 ASLink-PT-02a-LTLFireability-09 9539904 m, 67269 m/sec, 47701461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 135/300 79/2000 ASLink-PT-02a-LTLFireability-09 9879095 m, 67838 m/sec, 49536683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 140/300 82/2000 ASLink-PT-02a-LTLFireability-09 10187746 m, 61730 m/sec, 51356982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 145/300 84/2000 ASLink-PT-02a-LTLFireability-09 10473516 m, 57154 m/sec, 53170812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 150/300 86/2000 ASLink-PT-02a-LTLFireability-09 10761603 m, 57617 m/sec, 54988212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 155/300 89/2000 ASLink-PT-02a-LTLFireability-09 11096992 m, 67077 m/sec, 56807206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 160/300 92/2000 ASLink-PT-02a-LTLFireability-09 11474035 m, 75408 m/sec, 58621630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 165/300 95/2000 ASLink-PT-02a-LTLFireability-09 11810372 m, 67267 m/sec, 60431718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 170/300 97/2000 ASLink-PT-02a-LTLFireability-09 12147096 m, 67344 m/sec, 62243060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 175/300 99/2000 ASLink-PT-02a-LTLFireability-09 12434053 m, 57391 m/sec, 64051556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 180/300 102/2000 ASLink-PT-02a-LTLFireability-09 12749688 m, 63127 m/sec, 65866539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 185/300 104/2000 ASLink-PT-02a-LTLFireability-09 13051125 m, 60287 m/sec, 67683497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 190/300 106/2000 ASLink-PT-02a-LTLFireability-09 13343772 m, 58529 m/sec, 69494466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 195/300 109/2000 ASLink-PT-02a-LTLFireability-09 13736195 m, 78484 m/sec, 71329063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 200/300 112/2000 ASLink-PT-02a-LTLFireability-09 14060992 m, 64959 m/sec, 73048691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 205/300 115/2000 ASLink-PT-02a-LTLFireability-09 14377951 m, 63391 m/sec, 74815280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 210/300 117/2000 ASLink-PT-02a-LTLFireability-09 14681653 m, 60740 m/sec, 76612358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 215/300 119/2000 ASLink-PT-02a-LTLFireability-09 14950326 m, 53734 m/sec, 78399698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 220/300 122/2000 ASLink-PT-02a-LTLFireability-09 15248405 m, 59615 m/sec, 80188832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 225/300 124/2000 ASLink-PT-02a-LTLFireability-09 15524114 m, 55141 m/sec, 81982564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 230/300 127/2000 ASLink-PT-02a-LTLFireability-09 15807588 m, 56694 m/sec, 83770792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 235/300 130/2000 ASLink-PT-02a-LTLFireability-09 16179169 m, 74316 m/sec, 85581616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 240/300 132/2000 ASLink-PT-02a-LTLFireability-09 16509953 m, 66156 m/sec, 87373380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 245/300 135/2000 ASLink-PT-02a-LTLFireability-09 16827669 m, 63543 m/sec, 89177500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 250/300 137/2000 ASLink-PT-02a-LTLFireability-09 17110687 m, 56603 m/sec, 90981470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 255/300 140/2000 ASLink-PT-02a-LTLFireability-09 17379458 m, 53754 m/sec, 92769563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 260/300 142/2000 ASLink-PT-02a-LTLFireability-09 17697029 m, 63514 m/sec, 94581259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 265/300 144/2000 ASLink-PT-02a-LTLFireability-09 17967511 m, 54096 m/sec, 96379923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 270/300 147/2000 ASLink-PT-02a-LTLFireability-09 18285938 m, 63685 m/sec, 98180360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 275/300 150/2000 ASLink-PT-02a-LTLFireability-09 18681605 m, 79133 m/sec, 99973152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 280/300 153/2000 ASLink-PT-02a-LTLFireability-09 19021510 m, 67981 m/sec, 101768040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 285/300 155/2000 ASLink-PT-02a-LTLFireability-09 19356036 m, 66905 m/sec, 103556152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 290/300 158/2000 ASLink-PT-02a-LTLFireability-09 19691960 m, 67184 m/sec, 105351192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 295/300 160/2000 ASLink-PT-02a-LTLFireability-09 19991296 m, 59867 m/sec, 107155063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 300/300 162/2000 ASLink-PT-02a-LTLFireability-09 20279229 m, 57586 m/sec, 108952297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for ASLink-PT-02a-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 ASLink-PT-02a-LTLFireability-08
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ASLink-PT-02a-LTLFireability-09
[[35mlola[0m][I] time limit : 3004 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 5/300 4/2000 ASLink-PT-02a-LTLFireability-08 546321 m, 109264 m/sec, 1707980 t fired, .
[[35mlola[0m][.] 32 LTL EXCL 5/3004 4/5 ASLink-PT-02a-LTLFireability-09 544717 m, -3946902 m/sec, 1704197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for ASLink-PT-02a-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 10/300 8/2000 ASLink-PT-02a-LTLFireability-08 1075340 m, 105803 m/sec, 3518128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 15/300 12/2000 ASLink-PT-02a-LTLFireability-08 1591537 m, 103239 m/sec, 5327591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 20/300 16/2000 ASLink-PT-02a-LTLFireability-08 2149943 m, 111681 m/sec, 7145143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 25/300 20/2000 ASLink-PT-02a-LTLFireability-08 2662357 m, 102482 m/sec, 8942028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 30/300 23/2000 ASLink-PT-02a-LTLFireability-08 3051215 m, 77771 m/sec, 10970012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 35/300 26/2000 ASLink-PT-02a-LTLFireability-08 3402035 m, 70164 m/sec, 12968596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 40/300 29/2000 ASLink-PT-02a-LTLFireability-08 3748318 m, 69256 m/sec, 14953873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 45/300 32/2000 ASLink-PT-02a-LTLFireability-08 4108715 m, 72079 m/sec, 16950569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 50/300 35/2000 ASLink-PT-02a-LTLFireability-08 4470315 m, 72320 m/sec, 18903577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 55/300 38/2000 ASLink-PT-02a-LTLFireability-08 4784709 m, 62878 m/sec, 20856657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 60/300 41/2000 ASLink-PT-02a-LTLFireability-08 5123971 m, 67852 m/sec, 22812472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 65/300 44/2000 ASLink-PT-02a-LTLFireability-08 5467481 m, 68702 m/sec, 24745699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 70/300 46/2000 ASLink-PT-02a-LTLFireability-08 5773969 m, 61297 m/sec, 26677652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 75/300 49/2000 ASLink-PT-02a-LTLFireability-08 6123854 m, 69977 m/sec, 28608391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 80/300 52/2000 ASLink-PT-02a-LTLFireability-08 6452516 m, 65732 m/sec, 30542670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 85/300 55/2000 ASLink-PT-02a-LTLFireability-08 6764926 m, 62482 m/sec, 32490769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 90/300 58/2000 ASLink-PT-02a-LTLFireability-08 7140374 m, 75089 m/sec, 34416663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 95/300 61/2000 ASLink-PT-02a-LTLFireability-08 7493227 m, 70570 m/sec, 36352944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 100/300 64/2000 ASLink-PT-02a-LTLFireability-08 7812140 m, 63782 m/sec, 38283736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 105/300 66/2000 ASLink-PT-02a-LTLFireability-08 8126636 m, 62899 m/sec, 40220596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 110/300 69/2000 ASLink-PT-02a-LTLFireability-08 8423846 m, 59442 m/sec, 42156878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 115/300 72/2000 ASLink-PT-02a-LTLFireability-08 8798796 m, 74990 m/sec, 44077787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 120/300 75/2000 ASLink-PT-02a-LTLFireability-08 9139127 m, 68066 m/sec, 45969742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 125/300 77/2000 ASLink-PT-02a-LTLFireability-08 9441187 m, 60412 m/sec, 47861930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 130/300 80/2000 ASLink-PT-02a-LTLFireability-08 9751639 m, 62090 m/sec, 49758907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 135/300 82/2000 ASLink-PT-02a-LTLFireability-08 10037594 m, 57191 m/sec, 51658199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 140/300 85/2000 ASLink-PT-02a-LTLFireability-08 10420733 m, 76627 m/sec, 53567376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 145/300 88/2000 ASLink-PT-02a-LTLFireability-08 10744292 m, 64711 m/sec, 55382757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 150/300 90/2000 ASLink-PT-02a-LTLFireability-08 11044901 m, 60121 m/sec, 57275909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 155/300 93/2000 ASLink-PT-02a-LTLFireability-08 11358602 m, 62740 m/sec, 59189993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 160/300 95/2000 ASLink-PT-02a-LTLFireability-08 11646935 m, 57666 m/sec, 61096429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 165/300 99/2000 ASLink-PT-02a-LTLFireability-08 12055382 m, 81689 m/sec, 63031649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 170/300 102/2000 ASLink-PT-02a-LTLFireability-08 12408345 m, 70592 m/sec, 64934306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 175/300 105/2000 ASLink-PT-02a-LTLFireability-08 12748426 m, 68016 m/sec, 66830420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 180/300 107/2000 ASLink-PT-02a-LTLFireability-08 13047326 m, 59780 m/sec, 68726952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 185/300 109/2000 ASLink-PT-02a-LTLFireability-08 13336397 m, 57814 m/sec, 70621821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 190/300 112/2000 ASLink-PT-02a-LTLFireability-08 13661321 m, 64984 m/sec, 72519928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 195/300 114/2000 ASLink-PT-02a-LTLFireability-08 13945277 m, 56791 m/sec, 74413824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 200/300 117/2000 ASLink-PT-02a-LTLFireability-08 14300555 m, 71055 m/sec, 76306529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 205/300 120/2000 ASLink-PT-02a-LTLFireability-08 14657477 m, 71384 m/sec, 78171010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 210/300 123/2000 ASLink-PT-02a-LTLFireability-08 14989429 m, 66390 m/sec, 80026015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 215/300 126/2000 ASLink-PT-02a-LTLFireability-08 15302231 m, 62560 m/sec, 81884261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 220/300 128/2000 ASLink-PT-02a-LTLFireability-08 15580023 m, 55558 m/sec, 83736556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 225/300 131/2000 ASLink-PT-02a-LTLFireability-08 15891390 m, 62273 m/sec, 85586477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 230/300 133/2000 ASLink-PT-02a-LTLFireability-08 16176091 m, 56940 m/sec, 87436128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 235/300 135/2000 ASLink-PT-02a-LTLFireability-08 16478906 m, 60563 m/sec, 89302368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 240/300 139/2000 ASLink-PT-02a-LTLFireability-08 16867340 m, 77686 m/sec, 91170139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 245/300 141/2000 ASLink-PT-02a-LTLFireability-08 17195656 m, 65663 m/sec, 93015919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 250/300 144/2000 ASLink-PT-02a-LTLFireability-08 17524139 m, 65696 m/sec, 94892054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 255/300 146/2000 ASLink-PT-02a-LTLFireability-08 17810826 m, 57337 m/sec, 96753611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 260/300 149/2000 ASLink-PT-02a-LTLFireability-08 18110359 m, 59906 m/sec, 98611272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 265/300 151/2000 ASLink-PT-02a-LTLFireability-08 18408290 m, 59586 m/sec, 100484275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 270/300 154/2000 ASLink-PT-02a-LTLFireability-08 18685758 m, 55493 m/sec, 102332153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 275/300 157/2000 ASLink-PT-02a-LTLFireability-08 19086309 m, 80110 m/sec, 104228986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 280/300 160/2000 ASLink-PT-02a-LTLFireability-08 19464019 m, 75542 m/sec, 106096642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 285/300 163/2000 ASLink-PT-02a-LTLFireability-08 19795853 m, 66366 m/sec, 107952911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 290/300 165/2000 ASLink-PT-02a-LTLFireability-08 20125645 m, 65958 m/sec, 109797894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 295/300 168/2000 ASLink-PT-02a-LTLFireability-08 20438710 m, 62613 m/sec, 111645285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 300/300 170/2000 ASLink-PT-02a-LTLFireability-08 20711366 m, 54531 m/sec, 113481339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 29 (type EXCL) for ASLink-PT-02a-LTLFireability-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 ASLink-PT-02a-LTLFireability-07
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 ASLink-PT-02a-LTLFireability-08
[[35mlola[0m][I] time limit : 2699 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for ASLink-PT-02a-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 5/299 4/5 ASLink-PT-02a-LTLFireability-08 555147 m, -4031243 m/sec, 1735446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 29 (type EXCL) for ASLink-PT-02a-LTLFireability-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 ASLink-PT-02a-LTLFireability-05
[[35mlola[0m][I] time limit : 336 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for ASLink-PT-02a-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 ASLink-PT-02a-LTLFireability-04
[[35mlola[0m][I] time limit : 384 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 5/384 4/2000 ASLink-PT-02a-LTLFireability-04 534119 m, 106823 m/sec, 1670241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 10/384 8/2000 ASLink-PT-02a-LTLFireability-04 1046804 m, 102537 m/sec, 3425379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 15/384 12/2000 ASLink-PT-02a-LTLFireability-04 1551073 m, 100853 m/sec, 5161884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 20/384 15/2000 ASLink-PT-02a-LTLFireability-04 2067585 m, 103302 m/sec, 6842768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 25/384 18/2000 ASLink-PT-02a-LTLFireability-04 2537391 m, 93961 m/sec, 8585473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 30/384 22/2000 ASLink-PT-02a-LTLFireability-04 2982300 m, 88981 m/sec, 10526587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 35/384 25/2000 ASLink-PT-02a-LTLFireability-04 3320600 m, 67660 m/sec, 12471535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 40/384 28/2000 ASLink-PT-02a-LTLFireability-04 3651746 m, 66229 m/sec, 14410840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 45/384 31/2000 ASLink-PT-02a-LTLFireability-04 3990864 m, 67823 m/sec, 16355294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 50/384 34/2000 ASLink-PT-02a-LTLFireability-04 4373789 m, 76585 m/sec, 18294324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 55/384 37/2000 ASLink-PT-02a-LTLFireability-04 4681995 m, 61641 m/sec, 20209594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 60/384 40/2000 ASLink-PT-02a-LTLFireability-04 4997036 m, 63008 m/sec, 22132876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 65/384 43/2000 ASLink-PT-02a-LTLFireability-04 5363129 m, 73218 m/sec, 24058205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 70/384 45/2000 ASLink-PT-02a-LTLFireability-04 5671946 m, 61763 m/sec, 25962546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 75/384 48/2000 ASLink-PT-02a-LTLFireability-04 5977779 m, 61166 m/sec, 27861421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 80/384 51/2000 ASLink-PT-02a-LTLFireability-04 6340308 m, 72505 m/sec, 29753595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 85/384 54/2000 ASLink-PT-02a-LTLFireability-04 6648139 m, 61566 m/sec, 31667266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 90/384 56/2000 ASLink-PT-02a-LTLFireability-04 6969192 m, 64210 m/sec, 33597988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 95/384 59/2000 ASLink-PT-02a-LTLFireability-04 7348971 m, 75955 m/sec, 35477373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 100/384 62/2000 ASLink-PT-02a-LTLFireability-04 7680072 m, 66220 m/sec, 37337135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 105/384 65/2000 ASLink-PT-02a-LTLFireability-04 7964159 m, 56817 m/sec, 39195481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 110/384 67/2000 ASLink-PT-02a-LTLFireability-04 8268752 m, 60918 m/sec, 41046033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 115/384 70/2000 ASLink-PT-02a-LTLFireability-04 8567564 m, 59762 m/sec, 42915675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 120/384 73/2000 ASLink-PT-02a-LTLFireability-04 8935651 m, 73617 m/sec, 44788170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 125/384 75/2000 ASLink-PT-02a-LTLFireability-04 9267311 m, 66332 m/sec, 46653192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 130/384 78/2000 ASLink-PT-02a-LTLFireability-04 9551033 m, 56744 m/sec, 48510939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 135/384 80/2000 ASLink-PT-02a-LTLFireability-04 9849286 m, 59650 m/sec, 50317842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 140/384 83/2000 ASLink-PT-02a-LTLFireability-04 10146024 m, 59347 m/sec, 52177113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 145/384 86/2000 ASLink-PT-02a-LTLFireability-04 10510731 m, 72941 m/sec, 54031026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 150/384 88/2000 ASLink-PT-02a-LTLFireability-04 10831216 m, 64097 m/sec, 55826800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 155/384 91/2000 ASLink-PT-02a-LTLFireability-04 11115631 m, 56883 m/sec, 57674048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 160/384 93/2000 ASLink-PT-02a-LTLFireability-04 11422848 m, 61443 m/sec, 59539386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 165/384 96/2000 ASLink-PT-02a-LTLFireability-04 11717836 m, 58997 m/sec, 61397679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 170/384 99/2000 ASLink-PT-02a-LTLFireability-04 12115067 m, 79446 m/sec, 63271944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 175/384 102/2000 ASLink-PT-02a-LTLFireability-04 12445980 m, 66182 m/sec, 65064862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 180/384 104/2000 ASLink-PT-02a-LTLFireability-04 12769102 m, 64624 m/sec, 66880549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 185/384 107/2000 ASLink-PT-02a-LTLFireability-04 13055549 m, 57289 m/sec, 68694165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 190/384 109/2000 ASLink-PT-02a-LTLFireability-04 13326669 m, 54224 m/sec, 70496668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 586
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 195/384 112/2000 ASLink-PT-02a-LTLFireability-04 13643213 m, 63308 m/sec, 72311397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 200/384 114/2000 ASLink-PT-02a-LTLFireability-04 13918529 m, 55063 m/sec, 74137389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 205/384 117/2000 ASLink-PT-02a-LTLFireability-04 14239886 m, 64271 m/sec, 75971993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 210/384 120/2000 ASLink-PT-02a-LTLFireability-04 14608714 m, 73765 m/sec, 77809333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 215/384 122/2000 ASLink-PT-02a-LTLFireability-04 14929889 m, 64235 m/sec, 79640400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 220/384 125/2000 ASLink-PT-02a-LTLFireability-04 15250161 m, 64054 m/sec, 81466937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 225/384 127/2000 ASLink-PT-02a-LTLFireability-04 15526729 m, 55313 m/sec, 83276194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 230/384 130/2000 ASLink-PT-02a-LTLFireability-04 15819911 m, 58636 m/sec, 85086102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 235/384 132/2000 ASLink-PT-02a-LTLFireability-04 16104855 m, 56988 m/sec, 86897093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 240/384 134/2000 ASLink-PT-02a-LTLFireability-04 16376296 m, 54288 m/sec, 88706573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 245/384 137/2000 ASLink-PT-02a-LTLFireability-04 16749601 m, 74661 m/sec, 90535132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 250/384 140/2000 ASLink-PT-02a-LTLFireability-04 17085290 m, 67137 m/sec, 92349150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 255/384 143/2000 ASLink-PT-02a-LTLFireability-04 17405765 m, 64095 m/sec, 94116142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 260/384 145/2000 ASLink-PT-02a-LTLFireability-04 17695177 m, 57882 m/sec, 95914992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 265/384 147/2000 ASLink-PT-02a-LTLFireability-04 17965008 m, 53966 m/sec, 97709473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 270/384 150/2000 ASLink-PT-02a-LTLFireability-04 18275704 m, 62139 m/sec, 99523470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 275/384 152/2000 ASLink-PT-02a-LTLFireability-04 18552719 m, 55403 m/sec, 101326848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 280/384 154/2000 ASLink-PT-02a-LTLFireability-04 18845979 m, 58652 m/sec, 103139732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 285/384 158/2000 ASLink-PT-02a-LTLFireability-04 19250217 m, 80847 m/sec, 104984240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 290/384 161/2000 ASLink-PT-02a-LTLFireability-04 19595377 m, 69032 m/sec, 106776245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 638
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 295/384 163/2000 ASLink-PT-02a-LTLFireability-04 19913848 m, 63694 m/sec, 108561406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 300/384 166/2000 ASLink-PT-02a-LTLFireability-04 20230905 m, 63411 m/sec, 110338663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 305/384 168/2000 ASLink-PT-02a-LTLFireability-04 20513575 m, 56534 m/sec, 112047911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 645
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 310/384 170/2000 ASLink-PT-02a-LTLFireability-04 20768581 m, 51001 m/sec, 113750795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 315/384 172/2000 ASLink-PT-02a-LTLFireability-04 21034699 m, 53223 m/sec, 115534595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 320/384 175/2000 ASLink-PT-02a-LTLFireability-04 21353184 m, 63697 m/sec, 117330806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 652
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 325/384 177/2000 ASLink-PT-02a-LTLFireability-04 21626158 m, 54594 m/sec, 119124465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 654
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 330/384 180/2000 ASLink-PT-02a-LTLFireability-04 21899151 m, 54598 m/sec, 120911485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 657
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 335/384 182/2000 ASLink-PT-02a-LTLFireability-04 22222417 m, 64653 m/sec, 122715553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 340/384 185/2000 ASLink-PT-02a-LTLFireability-04 22598150 m, 75146 m/sec, 124515592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 662
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 345/384 188/2000 ASLink-PT-02a-LTLFireability-04 22919502 m, 64270 m/sec, 126309308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 665
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 350/384 191/2000 ASLink-PT-02a-LTLFireability-04 23239468 m, 63993 m/sec, 128102246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 668
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 355/384 193/2000 ASLink-PT-02a-LTLFireability-04 23557546 m, 63615 m/sec, 129887391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 360/384 195/2000 ASLink-PT-02a-LTLFireability-04 23832188 m, 54928 m/sec, 131663383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 365/384 198/2000 ASLink-PT-02a-LTLFireability-04 24102498 m, 54062 m/sec, 133433053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 675
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 370/384 200/2000 ASLink-PT-02a-LTLFireability-04 24399984 m, 59497 m/sec, 135218801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 375/384 202/2000 ASLink-PT-02a-LTLFireability-04 24695150 m, 59033 m/sec, 137007913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 380/384 205/2000 ASLink-PT-02a-LTLFireability-04 24961259 m, 53221 m/sec, 138771229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 682
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 17 (type EXCL) for ASLink-PT-02a-LTLFireability-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 684
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 9 ASLink-PT-02a-LTLFireability-03
[[35mlola[0m][I] time limit : 384 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 ASLink-PT-02a-LTLFireability-04
[[35mlola[0m][I] time limit : 2304 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 5/384 4/2000 ASLink-PT-02a-LTLFireability-03 574943 m, 114988 m/sec, 1677356 t fired, .
[[35mlola[0m][.] 17 LTL EXCL 5/2304 4/5 ASLink-PT-02a-LTLFireability-04 530823 m, -4886087 m/sec, 1662615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 692
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 17 (type EXCL) for ASLink-PT-02a-LTLFireability-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 10/384 8/2000 ASLink-PT-02a-LTLFireability-03 1087533 m, 102518 m/sec, 3403699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 695
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 15/384 11/2000 ASLink-PT-02a-LTLFireability-03 1560779 m, 94649 m/sec, 5182675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 695
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 20/384 15/2000 ASLink-PT-02a-LTLFireability-03 2117347 m, 111313 m/sec, 6954287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 25/384 18/2000 ASLink-PT-02a-LTLFireability-03 2660480 m, 108626 m/sec, 8707940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 702
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 30/384 21/2000 ASLink-PT-02a-LTLFireability-03 3137669 m, 95437 m/sec, 10481035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 705
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 35/384 25/2000 ASLink-PT-02a-LTLFireability-03 3674049 m, 107276 m/sec, 12263918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 709
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 40/384 28/2000 ASLink-PT-02a-LTLFireability-03 4219598 m, 109109 m/sec, 14057058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 712
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 45/384 32/2000 ASLink-PT-02a-LTLFireability-03 4722133 m, 100507 m/sec, 15843955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 716
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 50/384 35/2000 ASLink-PT-02a-LTLFireability-03 5256011 m, 106775 m/sec, 17622626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 719
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 55/384 38/2000 ASLink-PT-02a-LTLFireability-03 5650031 m, 78804 m/sec, 19594494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 722
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 60/384 41/2000 ASLink-PT-02a-LTLFireability-03 6038680 m, 77729 m/sec, 21570977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 725
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 65/384 43/2000 ASLink-PT-02a-LTLFireability-03 6358833 m, 64030 m/sec, 23526673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 727
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 70/384 46/2000 ASLink-PT-02a-LTLFireability-03 6710303 m, 70294 m/sec, 25425901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 730
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 75/384 48/2000 ASLink-PT-02a-LTLFireability-03 7018800 m, 61699 m/sec, 27247363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 732
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 80/384 51/2000 ASLink-PT-02a-LTLFireability-03 7360667 m, 68373 m/sec, 29182039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 735
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 85/384 53/2000 ASLink-PT-02a-LTLFireability-03 7702611 m, 68388 m/sec, 31138132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 737
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 90/384 56/2000 ASLink-PT-02a-LTLFireability-03 8032265 m, 65930 m/sec, 33110403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 740
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 95/384 59/2000 ASLink-PT-02a-LTLFireability-03 8446109 m, 82768 m/sec, 35022332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 743
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 100/384 61/2000 ASLink-PT-02a-LTLFireability-03 8778955 m, 66569 m/sec, 36908578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 745
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 105/384 64/2000 ASLink-PT-02a-LTLFireability-03 9108617 m, 65932 m/sec, 38889800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 748
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 110/384 66/2000 ASLink-PT-02a-LTLFireability-03 9427651 m, 63806 m/sec, 40875635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 750
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 115/384 68/2000 ASLink-PT-02a-LTLFireability-03 9742493 m, 62968 m/sec, 42861481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 752
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 120/384 71/2000 ASLink-PT-02a-LTLFireability-03 10089112 m, 69323 m/sec, 44855988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 755
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 125/384 74/2000 ASLink-PT-02a-LTLFireability-03 10466301 m, 75437 m/sec, 46823340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 758
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 130/384 76/2000 ASLink-PT-02a-LTLFireability-03 10822353 m, 71210 m/sec, 48799297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 760
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 135/384 79/2000 ASLink-PT-02a-LTLFireability-03 11129213 m, 61372 m/sec, 50772635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 763
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 140/384 81/2000 ASLink-PT-02a-LTLFireability-03 11457038 m, 65565 m/sec, 52738418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 765
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 145/384 83/2000 ASLink-PT-02a-LTLFireability-03 11753923 m, 59377 m/sec, 54715610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 767
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 150/384 86/2000 ASLink-PT-02a-LTLFireability-03 12141199 m, 77455 m/sec, 56678999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 770
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 155/384 89/2000 ASLink-PT-02a-LTLFireability-03 12497793 m, 71318 m/sec, 58632809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 773
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 160/384 91/2000 ASLink-PT-02a-LTLFireability-03 12834253 m, 67292 m/sec, 60598233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 775
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 165/384 93/2000 ASLink-PT-02a-LTLFireability-03 13136648 m, 60479 m/sec, 62567499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 777
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 170/384 96/2000 ASLink-PT-02a-LTLFireability-03 13459095 m, 64489 m/sec, 64542212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 780
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 175/384 98/2000 ASLink-PT-02a-LTLFireability-03 13780915 m, 64364 m/sec, 66518528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 782
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 180/384 101/2000 ASLink-PT-02a-LTLFireability-03 14214817 m, 86780 m/sec, 68503295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 785
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 185/384 104/2000 ASLink-PT-02a-LTLFireability-03 14587501 m, 74536 m/sec, 70443259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 788
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 190/384 106/2000 ASLink-PT-02a-LTLFireability-03 14934224 m, 69344 m/sec, 72395242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 790
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 195/384 109/2000 ASLink-PT-02a-LTLFireability-03 15280594 m, 69274 m/sec, 74348088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 793
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 200/384 111/2000 ASLink-PT-02a-LTLFireability-03 15586667 m, 61214 m/sec, 76303638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 795
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 205/384 113/2000 ASLink-PT-02a-LTLFireability-03 15883473 m, 59361 m/sec, 78258938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 797
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 210/384 115/2000 ASLink-PT-02a-LTLFireability-03 16214227 m, 66150 m/sec, 80206959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 799
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 215/384 118/2000 ASLink-PT-02a-LTLFireability-03 16520711 m, 61296 m/sec, 82152072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 802
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 220/384 120/2000 ASLink-PT-02a-LTLFireability-03 16815935 m, 59044 m/sec, 84097699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 804
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 225/384 122/2000 ASLink-PT-02a-LTLFireability-03 17157407 m, 68294 m/sec, 86055695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 806
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 230/384 125/2000 ASLink-PT-02a-LTLFireability-03 17564883 m, 81495 m/sec, 87992592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 809
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 235/384 128/2000 ASLink-PT-02a-LTLFireability-03 17912927 m, 69608 m/sec, 89922907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 812
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 240/384 130/2000 ASLink-PT-02a-LTLFireability-03 18260942 m, 69603 m/sec, 91855375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 814
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 245/384 133/2000 ASLink-PT-02a-LTLFireability-03 18592575 m, 66326 m/sec, 93788506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 817
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 250/384 135/2000 ASLink-PT-02a-LTLFireability-03 18883189 m, 58122 m/sec, 95728159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 819
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 255/384 137/2000 ASLink-PT-02a-LTLFireability-03 19181841 m, 59730 m/sec, 97671138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 821
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 260/384 139/2000 ASLink-PT-02a-LTLFireability-03 19519009 m, 67433 m/sec, 99609799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 823
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 265/384 141/2000 ASLink-PT-02a-LTLFireability-03 19810530 m, 58304 m/sec, 101551753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 825
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 270/384 144/2000 ASLink-PT-02a-LTLFireability-03 20102165 m, 58327 m/sec, 103488890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 828
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 275/384 146/2000 ASLink-PT-02a-LTLFireability-03 20495903 m, 78747 m/sec, 105413808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 830
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 280/384 149/2000 ASLink-PT-02a-LTLFireability-03 20871353 m, 75090 m/sec, 107313253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 833
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-02a-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-02a-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-02a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 285/384 151/2000 ASLink-PT-02a-LTLFireability-03 21207113 m, 67152 m/sec, 109201467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 835
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ASLink-PT-02a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ASLink-PT-02a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620118500028"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ASLink-PT-02a.tgz
mv ASLink-PT-02a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;