About the Execution of LoLA for ASLink-PT-01b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7636.823 | 3600000.00 | 1202390.00 | 11889.80 | ????????F??????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620118500020.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ASLink-PT-01b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620118500020
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 816K
-rw-r--r-- 1 mcc users 7.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:26 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 22 14:26 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:26 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 22 14:26 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 11 18:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 171K Apr 11 18:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Apr 11 18:04 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Apr 11 18:04 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:26 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:26 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 293K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ASLink-PT-01b-LTLFireability-00
FORMULA_NAME ASLink-PT-01b-LTLFireability-01
FORMULA_NAME ASLink-PT-01b-LTLFireability-02
FORMULA_NAME ASLink-PT-01b-LTLFireability-03
FORMULA_NAME ASLink-PT-01b-LTLFireability-04
FORMULA_NAME ASLink-PT-01b-LTLFireability-05
FORMULA_NAME ASLink-PT-01b-LTLFireability-06
FORMULA_NAME ASLink-PT-01b-LTLFireability-07
FORMULA_NAME ASLink-PT-01b-LTLFireability-08
FORMULA_NAME ASLink-PT-01b-LTLFireability-09
FORMULA_NAME ASLink-PT-01b-LTLFireability-10
FORMULA_NAME ASLink-PT-01b-LTLFireability-11
FORMULA_NAME ASLink-PT-01b-LTLFireability-12
FORMULA_NAME ASLink-PT-01b-LTLFireability-13
FORMULA_NAME ASLink-PT-01b-LTLFireability-14
FORMULA_NAME ASLink-PT-01b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717011223172
FORMULA ASLink-PT-01b-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 15 (type CNST) for 12 ASLink-PT-01b-LTLFireability-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 35 (type CNST) for 32 ASLink-PT-01b-LTLFireability-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 35 (type CNST) for ASLink-PT-01b-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 15 (type CNST) for ASLink-PT-01b-LTLFireability-04
[[35mlola[0m][I] result : true
[*** LOG ERROR #0001 ***] [2024-05-29 19:33:49] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ASLink-PT-01b-LTLFireability-02
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 9 ASLink-PT-01b-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for ASLink-PT-01b-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 4/239 2/2000 ASLink-PT-01b-LTLFireability-02 156765 m, 31353 m/sec, 262566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 9/239 3/2000 ASLink-PT-01b-LTLFireability-02 388836 m, 46414 m/sec, 538051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 14/239 5/2000 ASLink-PT-01b-LTLFireability-02 665325 m, 55297 m/sec, 868169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 19/239 7/2000 ASLink-PT-01b-LTLFireability-02 985643 m, 64063 m/sec, 1253890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 24/239 9/2000 ASLink-PT-01b-LTLFireability-02 1248812 m, 52633 m/sec, 1574603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 29/239 11/2000 ASLink-PT-01b-LTLFireability-02 1562145 m, 62666 m/sec, 1947935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 34/239 13/2000 ASLink-PT-01b-LTLFireability-02 1844645 m, 56500 m/sec, 2354821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 39/239 15/2000 ASLink-PT-01b-LTLFireability-02 2055618 m, 42194 m/sec, 2893359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 44/239 16/2000 ASLink-PT-01b-LTLFireability-02 2262225 m, 41321 m/sec, 3454845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 49/239 18/2000 ASLink-PT-01b-LTLFireability-02 2536662 m, 54887 m/sec, 4143616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 54/239 19/2000 ASLink-PT-01b-LTLFireability-02 2747607 m, 42189 m/sec, 4734627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 59/239 21/2000 ASLink-PT-01b-LTLFireability-02 3030920 m, 56662 m/sec, 5460268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 64/239 22/2000 ASLink-PT-01b-LTLFireability-02 3240204 m, 41856 m/sec, 6050072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 69/239 24/2000 ASLink-PT-01b-LTLFireability-02 3496526 m, 51264 m/sec, 6710301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 74/239 26/2000 ASLink-PT-01b-LTLFireability-02 3747873 m, 50269 m/sec, 7361010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 79/239 27/2000 ASLink-PT-01b-LTLFireability-02 3972649 m, 44955 m/sec, 7766586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 84/239 29/2000 ASLink-PT-01b-LTLFireability-02 4209141 m, 47298 m/sec, 8183883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 89/239 30/2000 ASLink-PT-01b-LTLFireability-02 4437336 m, 45639 m/sec, 8597166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 94/239 32/2000 ASLink-PT-01b-LTLFireability-02 4686560 m, 49844 m/sec, 9047760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 99/239 33/2000 ASLink-PT-01b-LTLFireability-02 4949296 m, 52547 m/sec, 9516361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 104/239 35/2000 ASLink-PT-01b-LTLFireability-02 5266051 m, 63351 m/sec, 10082801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 109/239 37/2000 ASLink-PT-01b-LTLFireability-02 5510051 m, 48800 m/sec, 10529404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 114/239 38/2000 ASLink-PT-01b-LTLFireability-02 5789705 m, 55930 m/sec, 11034789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 119/239 41/2000 ASLink-PT-01b-LTLFireability-02 6120122 m, 66083 m/sec, 11623830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 124/239 42/2000 ASLink-PT-01b-LTLFireability-02 6366876 m, 49350 m/sec, 12079020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 129/239 44/2000 ASLink-PT-01b-LTLFireability-02 6658917 m, 58408 m/sec, 12596935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 134/239 45/2000 ASLink-PT-01b-LTLFireability-02 6906068 m, 49430 m/sec, 13042860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ASLink-PT-01b-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7220907
[[35mlola[0m][I] fired transitions : 13605278
[[35mlola[0m][I] time used : 139
[[35mlola[0m][I] memory pages used : 47
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 ASLink-PT-01b-LTLFireability-15
[[35mlola[0m][I] time limit : 246 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for ASLink-PT-01b-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 ASLink-PT-01b-LTLFireability-13
[[35mlola[0m][I] time limit : 265 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 0/265 1/2000 ASLink-PT-01b-LTLFireability-13 18087 m, 3617 m/sec, 77547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 5/265 3/2000 ASLink-PT-01b-LTLFireability-13 291604 m, 54703 m/sec, 1606569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 10/265 6/2000 ASLink-PT-01b-LTLFireability-13 520425 m, 45764 m/sec, 3124337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 15/265 8/2000 ASLink-PT-01b-LTLFireability-13 735980 m, 43111 m/sec, 4625123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 20/265 10/2000 ASLink-PT-01b-LTLFireability-13 952017 m, 43207 m/sec, 6125069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 25/265 12/2000 ASLink-PT-01b-LTLFireability-13 1172639 m, 44124 m/sec, 7642851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 30/265 14/2000 ASLink-PT-01b-LTLFireability-13 1367162 m, 38904 m/sec, 9150863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 35/265 16/2000 ASLink-PT-01b-LTLFireability-13 1629335 m, 52434 m/sec, 10621507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 40/265 19/2000 ASLink-PT-01b-LTLFireability-13 1876288 m, 49390 m/sec, 12117033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 45/265 21/2000 ASLink-PT-01b-LTLFireability-13 2091647 m, 43071 m/sec, 13608417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 50/265 23/2000 ASLink-PT-01b-LTLFireability-13 2323058 m, 46282 m/sec, 15096006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 55/265 25/2000 ASLink-PT-01b-LTLFireability-13 2554770 m, 46342 m/sec, 16568007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 60/265 27/2000 ASLink-PT-01b-LTLFireability-13 2780983 m, 45242 m/sec, 18015530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 65/265 29/2000 ASLink-PT-01b-LTLFireability-13 3006373 m, 45078 m/sec, 19477089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 70/265 31/2000 ASLink-PT-01b-LTLFireability-13 3211588 m, 41043 m/sec, 20968889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 75/265 33/2000 ASLink-PT-01b-LTLFireability-13 3406037 m, 38889 m/sec, 22435826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 80/265 35/2000 ASLink-PT-01b-LTLFireability-13 3601199 m, 39032 m/sec, 23882372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 85/265 37/2000 ASLink-PT-01b-LTLFireability-13 3805865 m, 40933 m/sec, 25329326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 90/265 39/2000 ASLink-PT-01b-LTLFireability-13 3995400 m, 37907 m/sec, 26763731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 95/265 41/2000 ASLink-PT-01b-LTLFireability-13 4213527 m, 43625 m/sec, 28210525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 100/265 43/2000 ASLink-PT-01b-LTLFireability-13 4423346 m, 41963 m/sec, 29700710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 105/265 45/2000 ASLink-PT-01b-LTLFireability-13 4616341 m, 38599 m/sec, 31175383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 110/265 46/2000 ASLink-PT-01b-LTLFireability-13 4803092 m, 37350 m/sec, 32644858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 115/265 48/2000 ASLink-PT-01b-LTLFireability-13 5002189 m, 39819 m/sec, 34089725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 120/265 50/2000 ASLink-PT-01b-LTLFireability-13 5202965 m, 40155 m/sec, 35539152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 125/265 52/2000 ASLink-PT-01b-LTLFireability-13 5395710 m, 38549 m/sec, 36967979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 130/265 54/2000 ASLink-PT-01b-LTLFireability-13 5586947 m, 38247 m/sec, 38410213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 135/265 55/2000 ASLink-PT-01b-LTLFireability-13 5767344 m, 36079 m/sec, 39883261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 140/265 57/2000 ASLink-PT-01b-LTLFireability-13 5931666 m, 32864 m/sec, 41325280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 145/265 58/2000 ASLink-PT-01b-LTLFireability-13 6105029 m, 34672 m/sec, 42741346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 150/265 60/2000 ASLink-PT-01b-LTLFireability-13 6277544 m, 34503 m/sec, 44183387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 155/265 62/2000 ASLink-PT-01b-LTLFireability-13 6450337 m, 34558 m/sec, 45601034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 160/265 63/2000 ASLink-PT-01b-LTLFireability-13 6611926 m, 32317 m/sec, 47002377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 165/265 65/2000 ASLink-PT-01b-LTLFireability-13 6836855 m, 44985 m/sec, 48434798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 170/265 68/2000 ASLink-PT-01b-LTLFireability-13 7050728 m, 42774 m/sec, 49905834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 175/265 70/2000 ASLink-PT-01b-LTLFireability-13 7251278 m, 40110 m/sec, 51364529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 180/265 71/2000 ASLink-PT-01b-LTLFireability-13 7433477 m, 36439 m/sec, 52835086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 185/265 73/2000 ASLink-PT-01b-LTLFireability-13 7631453 m, 39595 m/sec, 54277657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 190/265 75/2000 ASLink-PT-01b-LTLFireability-13 7825508 m, 38811 m/sec, 55716166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 195/265 77/2000 ASLink-PT-01b-LTLFireability-13 8025440 m, 39986 m/sec, 57147700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 200/265 78/2000 ASLink-PT-01b-LTLFireability-13 8206244 m, 36160 m/sec, 58556676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 205/265 80/2000 ASLink-PT-01b-LTLFireability-13 8397102 m, 38171 m/sec, 60021525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 210/265 82/2000 ASLink-PT-01b-LTLFireability-13 8566326 m, 33844 m/sec, 61474072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 215/265 83/2000 ASLink-PT-01b-LTLFireability-13 8735943 m, 33923 m/sec, 62895828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 220/265 85/2000 ASLink-PT-01b-LTLFireability-13 8904333 m, 33678 m/sec, 64307808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 225/265 87/2000 ASLink-PT-01b-LTLFireability-13 9078627 m, 34858 m/sec, 65722365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 230/265 88/2000 ASLink-PT-01b-LTLFireability-13 9246491 m, 33572 m/sec, 67135048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 235/265 90/2000 ASLink-PT-01b-LTLFireability-13 9430790 m, 36859 m/sec, 68551478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 240/265 92/2000 ASLink-PT-01b-LTLFireability-13 9654787 m, 44799 m/sec, 69997458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 245/265 94/2000 ASLink-PT-01b-LTLFireability-13 9842671 m, 37576 m/sec, 71422637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 250/265 96/2000 ASLink-PT-01b-LTLFireability-13 10070825 m, 45630 m/sec, 72858288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 255/265 98/2000 ASLink-PT-01b-LTLFireability-13 10328285 m, 51492 m/sec, 74309561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 260/265 101/2000 ASLink-PT-01b-LTLFireability-13 10562817 m, 46906 m/sec, 75793477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 265/265 103/2000 ASLink-PT-01b-LTLFireability-13 10795173 m, 46471 m/sec, 77264485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 60 (type EXCL) for ASLink-PT-01b-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 ASLink-PT-01b-LTLFireability-11
[[35mlola[0m][I] time limit : 265 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 ASLink-PT-01b-LTLFireability-13
[[35mlola[0m][I] time limit : 3184 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for ASLink-PT-01b-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 42728
[[35mlola[0m][I] fired transitions : 194338
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 5/265 3/5 ASLink-PT-01b-LTLFireability-13 279640 m, -2103106 m/sec, 1523706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 10/265 5/5 ASLink-PT-01b-LTLFireability-13 508506 m, 45773 m/sec, 3037645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 60 (type EXCL) for ASLink-PT-01b-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 ASLink-PT-01b-LTLFireability-09
[[35mlola[0m][I] time limit : 288 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/288 3/2000 ASLink-PT-01b-LTLFireability-09 284025 m, 56805 m/sec, 1414638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 10/288 5/2000 ASLink-PT-01b-LTLFireability-09 538418 m, 50878 m/sec, 2938266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 15/288 7/2000 ASLink-PT-01b-LTLFireability-09 772764 m, 46869 m/sec, 4440126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 20/288 8/2000 ASLink-PT-01b-LTLFireability-09 994726 m, 44392 m/sec, 5943649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 25/288 10/2000 ASLink-PT-01b-LTLFireability-09 1192742 m, 39603 m/sec, 7442125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 30/288 12/2000 ASLink-PT-01b-LTLFireability-09 1420365 m, 45524 m/sec, 8936643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 35/288 13/2000 ASLink-PT-01b-LTLFireability-09 1640071 m, 43941 m/sec, 10440281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 40/288 15/2000 ASLink-PT-01b-LTLFireability-09 1843466 m, 40679 m/sec, 11933507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 45/288 17/2000 ASLink-PT-01b-LTLFireability-09 2091426 m, 49592 m/sec, 13454162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 50/288 18/2000 ASLink-PT-01b-LTLFireability-09 2297192 m, 41153 m/sec, 14965794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 55/288 20/2000 ASLink-PT-01b-LTLFireability-09 2488550 m, 38271 m/sec, 16464631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 60/288 22/2000 ASLink-PT-01b-LTLFireability-09 2690761 m, 40442 m/sec, 17971152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 65/288 23/2000 ASLink-PT-01b-LTLFireability-09 2925978 m, 47043 m/sec, 19464189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 70/288 26/2000 ASLink-PT-01b-LTLFireability-09 3200892 m, 54982 m/sec, 20907554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 75/288 28/2000 ASLink-PT-01b-LTLFireability-09 3449458 m, 49713 m/sec, 22415823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 80/288 30/2000 ASLink-PT-01b-LTLFireability-09 3694578 m, 49024 m/sec, 23921316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 85/288 32/2000 ASLink-PT-01b-LTLFireability-09 3919901 m, 45064 m/sec, 25388199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 90/288 33/2000 ASLink-PT-01b-LTLFireability-09 4133963 m, 42812 m/sec, 26893599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 95/288 35/2000 ASLink-PT-01b-LTLFireability-09 4341529 m, 41513 m/sec, 28392794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 100/288 37/2000 ASLink-PT-01b-LTLFireability-09 4587890 m, 49272 m/sec, 29870473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 105/288 38/2000 ASLink-PT-01b-LTLFireability-09 4819301 m, 46282 m/sec, 31341381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 110/288 40/2000 ASLink-PT-01b-LTLFireability-09 5054001 m, 46940 m/sec, 32821124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 115/288 42/2000 ASLink-PT-01b-LTLFireability-09 5292802 m, 47760 m/sec, 34284622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 120/288 44/2000 ASLink-PT-01b-LTLFireability-09 5516122 m, 44664 m/sec, 35746372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 125/288 45/2000 ASLink-PT-01b-LTLFireability-09 5744279 m, 45631 m/sec, 37215714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 130/288 47/2000 ASLink-PT-01b-LTLFireability-09 5971721 m, 45488 m/sec, 38691488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 135/288 49/2000 ASLink-PT-01b-LTLFireability-09 6181639 m, 41983 m/sec, 40187141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 140/288 51/2000 ASLink-PT-01b-LTLFireability-09 6387639 m, 41200 m/sec, 41683211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 145/288 52/2000 ASLink-PT-01b-LTLFireability-09 6570967 m, 36665 m/sec, 43163803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 150/288 54/2000 ASLink-PT-01b-LTLFireability-09 6774661 m, 40738 m/sec, 44633997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 155/288 55/2000 ASLink-PT-01b-LTLFireability-09 6979192 m, 40906 m/sec, 46092170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 160/288 56/2000 ASLink-PT-01b-LTLFireability-09 7169406 m, 38042 m/sec, 47558114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 165/288 58/2000 ASLink-PT-01b-LTLFireability-09 7377618 m, 41642 m/sec, 49041921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 170/288 60/2000 ASLink-PT-01b-LTLFireability-09 7583665 m, 41209 m/sec, 50487594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 175/288 61/2000 ASLink-PT-01b-LTLFireability-09 7772936 m, 37854 m/sec, 51939880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 180/288 63/2000 ASLink-PT-01b-LTLFireability-09 7971616 m, 39736 m/sec, 53403236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 185/288 64/2000 ASLink-PT-01b-LTLFireability-09 8176952 m, 41067 m/sec, 54848171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 190/288 66/2000 ASLink-PT-01b-LTLFireability-09 8407441 m, 46097 m/sec, 56310191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 195/288 68/2000 ASLink-PT-01b-LTLFireability-09 8617051 m, 41922 m/sec, 57804550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 200/288 70/2000 ASLink-PT-01b-LTLFireability-09 8828372 m, 42264 m/sec, 59286665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 205/288 71/2000 ASLink-PT-01b-LTLFireability-09 9030245 m, 40374 m/sec, 60748037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 210/288 73/2000 ASLink-PT-01b-LTLFireability-09 9215633 m, 37077 m/sec, 62245016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 215/288 74/2000 ASLink-PT-01b-LTLFireability-09 9396395 m, 36152 m/sec, 63733574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 220/288 75/2000 ASLink-PT-01b-LTLFireability-09 9590971 m, 38915 m/sec, 65209245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 225/288 77/2000 ASLink-PT-01b-LTLFireability-09 9794086 m, 40623 m/sec, 66676829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 230/288 78/2000 ASLink-PT-01b-LTLFireability-09 9993719 m, 39926 m/sec, 68125031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 235/288 80/2000 ASLink-PT-01b-LTLFireability-09 10187809 m, 38818 m/sec, 69591684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 240/288 82/2000 ASLink-PT-01b-LTLFireability-09 10399122 m, 42262 m/sec, 71055737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 245/288 83/2000 ASLink-PT-01b-LTLFireability-09 10600874 m, 40350 m/sec, 72516430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 250/288 85/2000 ASLink-PT-01b-LTLFireability-09 10790793 m, 37983 m/sec, 73958059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 255/288 86/2000 ASLink-PT-01b-LTLFireability-09 10975533 m, 36948 m/sec, 75404528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 260/288 88/2000 ASLink-PT-01b-LTLFireability-09 11177938 m, 40481 m/sec, 76884914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 265/288 89/2000 ASLink-PT-01b-LTLFireability-09 11359395 m, 36291 m/sec, 78354244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 270/288 91/2000 ASLink-PT-01b-LTLFireability-09 11539374 m, 35995 m/sec, 79834886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 275/288 92/2000 ASLink-PT-01b-LTLFireability-09 11703366 m, 32798 m/sec, 81308282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 280/288 93/2000 ASLink-PT-01b-LTLFireability-09 11872854 m, 33897 m/sec, 82759171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 285/288 94/2000 ASLink-PT-01b-LTLFireability-09 12049402 m, 35309 m/sec, 84214715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for ASLink-PT-01b-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 ASLink-PT-01b-LTLFireability-07
[[35mlola[0m][I] time limit : 287 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 ASLink-PT-01b-LTLFireability-09
[[35mlola[0m][I] time limit : 2879 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for ASLink-PT-01b-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/287 3/5 ASLink-PT-01b-LTLFireability-09 303403 m, -2349199 m/sec, 1519959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 10/287 5/5 ASLink-PT-01b-LTLFireability-09 555120 m, 50343 m/sec, 3044645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for ASLink-PT-01b-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 ASLink-PT-01b-LTLFireability-06
[[35mlola[0m][I] time limit : 318 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for ASLink-PT-01b-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 394
[[35mlola[0m][I] fired transitions : 394
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 12 ASLink-PT-01b-LTLFireability-04
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 5/358 3/2000 ASLink-PT-01b-LTLFireability-04 265316 m, 53063 m/sec, 1432833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 10/358 5/2000 ASLink-PT-01b-LTLFireability-04 495240 m, 45984 m/sec, 2948507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 15/358 7/2000 ASLink-PT-01b-LTLFireability-04 709008 m, 42753 m/sec, 4449676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 20/358 9/2000 ASLink-PT-01b-LTLFireability-04 918186 m, 41835 m/sec, 5943805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 25/358 11/2000 ASLink-PT-01b-LTLFireability-04 1148196 m, 46002 m/sec, 7463116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 30/358 13/2000 ASLink-PT-01b-LTLFireability-04 1345321 m, 39425 m/sec, 8967652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 35/358 16/2000 ASLink-PT-01b-LTLFireability-04 1599410 m, 50817 m/sec, 10436303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 40/358 19/2000 ASLink-PT-01b-LTLFireability-04 1845324 m, 49182 m/sec, 11942289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 45/358 21/2000 ASLink-PT-01b-LTLFireability-04 2065713 m, 44077 m/sec, 13424217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 50/358 23/2000 ASLink-PT-01b-LTLFireability-04 2292759 m, 45409 m/sec, 14913228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 55/358 25/2000 ASLink-PT-01b-LTLFireability-04 2524401 m, 46328 m/sec, 16383461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 60/358 27/2000 ASLink-PT-01b-LTLFireability-04 2754487 m, 46017 m/sec, 17829460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 65/358 29/2000 ASLink-PT-01b-LTLFireability-04 2977764 m, 44655 m/sec, 19285278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 70/358 31/2000 ASLink-PT-01b-LTLFireability-04 3187914 m, 42030 m/sec, 20777984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 75/358 33/2000 ASLink-PT-01b-LTLFireability-04 3378152 m, 38047 m/sec, 22247262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 80/358 34/2000 ASLink-PT-01b-LTLFireability-04 3573003 m, 38970 m/sec, 23696051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 85/358 36/2000 ASLink-PT-01b-LTLFireability-04 3777802 m, 40959 m/sec, 25138713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 90/358 38/2000 ASLink-PT-01b-LTLFireability-04 3971440 m, 38727 m/sec, 26583331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 95/358 40/2000 ASLink-PT-01b-LTLFireability-04 4186733 m, 43058 m/sec, 28020955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 100/358 43/2000 ASLink-PT-01b-LTLFireability-04 4398240 m, 42301 m/sec, 29516809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 105/358 44/2000 ASLink-PT-01b-LTLFireability-04 4593850 m, 39122 m/sec, 30994141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 110/358 46/2000 ASLink-PT-01b-LTLFireability-04 4776853 m, 36600 m/sec, 32465144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 115/358 48/2000 ASLink-PT-01b-LTLFireability-04 4979464 m, 40522 m/sec, 33908851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 120/358 50/2000 ASLink-PT-01b-LTLFireability-04 5178639 m, 39835 m/sec, 35369287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 125/358 51/2000 ASLink-PT-01b-LTLFireability-04 5369068 m, 38085 m/sec, 36791297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 130/358 53/2000 ASLink-PT-01b-LTLFireability-04 5562750 m, 38736 m/sec, 38232305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 135/358 55/2000 ASLink-PT-01b-LTLFireability-04 5747574 m, 36964 m/sec, 39708243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 140/358 57/2000 ASLink-PT-01b-LTLFireability-04 5910705 m, 32626 m/sec, 41157420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 145/358 58/2000 ASLink-PT-01b-LTLFireability-04 6086575 m, 35174 m/sec, 42583998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 150/358 60/2000 ASLink-PT-01b-LTLFireability-04 6258288 m, 34342 m/sec, 44027811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 155/358 61/2000 ASLink-PT-01b-LTLFireability-04 6433120 m, 34966 m/sec, 45455347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 160/358 63/2000 ASLink-PT-01b-LTLFireability-04 6596721 m, 32720 m/sec, 46862426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 165/358 65/2000 ASLink-PT-01b-LTLFireability-04 6810406 m, 42737 m/sec, 48292143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 170/358 67/2000 ASLink-PT-01b-LTLFireability-04 7029795 m, 43877 m/sec, 49757520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 175/358 69/2000 ASLink-PT-01b-LTLFireability-04 7233266 m, 40694 m/sec, 51219466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 180/358 71/2000 ASLink-PT-01b-LTLFireability-04 7414686 m, 36284 m/sec, 52695575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 185/358 73/2000 ASLink-PT-01b-LTLFireability-04 7610861 m, 39235 m/sec, 54146553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 190/358 74/2000 ASLink-PT-01b-LTLFireability-04 7805395 m, 38906 m/sec, 55587616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 195/358 76/2000 ASLink-PT-01b-LTLFireability-04 8009310 m, 40783 m/sec, 57032144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 200/358 78/2000 ASLink-PT-01b-LTLFireability-04 8193618 m, 36861 m/sec, 58441939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 205/358 80/2000 ASLink-PT-01b-LTLFireability-04 8375472 m, 36370 m/sec, 59839421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 210/358 81/2000 ASLink-PT-01b-LTLFireability-04 8545539 m, 34013 m/sec, 61295290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 215/358 83/2000 ASLink-PT-01b-LTLFireability-04 8714835 m, 33859 m/sec, 62711388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 220/358 84/2000 ASLink-PT-01b-LTLFireability-04 8880996 m, 33232 m/sec, 64125892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 225/358 86/2000 ASLink-PT-01b-LTLFireability-04 9057232 m, 35247 m/sec, 65544259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 230/358 88/2000 ASLink-PT-01b-LTLFireability-04 9223374 m, 33228 m/sec, 66948531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 235/358 89/2000 ASLink-PT-01b-LTLFireability-04 9396633 m, 34651 m/sec, 68363696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 240/358 91/2000 ASLink-PT-01b-LTLFireability-04 9629069 m, 46487 m/sec, 69816642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 245/358 93/2000 ASLink-PT-01b-LTLFireability-04 9819222 m, 38030 m/sec, 71243957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 250/358 95/2000 ASLink-PT-01b-LTLFireability-04 10037868 m, 43729 m/sec, 72684549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 255/358 98/2000 ASLink-PT-01b-LTLFireability-04 10300106 m, 52447 m/sec, 74130614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 260/358 100/2000 ASLink-PT-01b-LTLFireability-04 10534238 m, 46826 m/sec, 75612043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 265/358 103/2000 ASLink-PT-01b-LTLFireability-04 10767227 m, 46597 m/sec, 77086171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 270/358 104/2000 ASLink-PT-01b-LTLFireability-04 10976204 m, 41795 m/sec, 78556957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 275/358 106/2000 ASLink-PT-01b-LTLFireability-04 11181696 m, 41098 m/sec, 80034799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 280/358 108/2000 ASLink-PT-01b-LTLFireability-04 11389667 m, 41594 m/sec, 81513611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 285/358 110/2000 ASLink-PT-01b-LTLFireability-04 11620900 m, 46246 m/sec, 82977223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 290/358 112/2000 ASLink-PT-01b-LTLFireability-04 11828438 m, 41507 m/sec, 84431962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 295/358 114/2000 ASLink-PT-01b-LTLFireability-04 12060677 m, 46447 m/sec, 85894360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 300/358 116/2000 ASLink-PT-01b-LTLFireability-04 12288910 m, 45646 m/sec, 87327052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 305/358 118/2000 ASLink-PT-01b-LTLFireability-04 12495312 m, 41280 m/sec, 88755086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 310/358 120/2000 ASLink-PT-01b-LTLFireability-04 12697243 m, 40386 m/sec, 90176998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 315/358 122/2000 ASLink-PT-01b-LTLFireability-04 12914956 m, 43542 m/sec, 91647258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 320/358 124/2000 ASLink-PT-01b-LTLFireability-04 13117576 m, 40524 m/sec, 93120261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 325/358 126/2000 ASLink-PT-01b-LTLFireability-04 13297733 m, 36031 m/sec, 94590376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 330/358 127/2000 ASLink-PT-01b-LTLFireability-04 13481554 m, 36764 m/sec, 96032361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 335/358 129/2000 ASLink-PT-01b-LTLFireability-04 13674454 m, 38580 m/sec, 97467801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 340/358 130/2000 ASLink-PT-01b-LTLFireability-04 13860508 m, 37210 m/sec, 98880957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 345/358 132/2000 ASLink-PT-01b-LTLFireability-04 14046695 m, 37237 m/sec, 100311157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 350/358 134/2000 ASLink-PT-01b-LTLFireability-04 14242094 m, 39079 m/sec, 101727587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 355/358 136/2000 ASLink-PT-01b-LTLFireability-04 14431376 m, 37856 m/sec, 103145693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 21 (type EXCL) for ASLink-PT-01b-LTLFireability-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-04: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 12 ASLink-PT-01b-LTLFireability-04
[[35mlola[0m][I] time limit : 357 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 12 ASLink-PT-01b-LTLFireability-04
[[35mlola[0m][I] time limit : 2504 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ASLink-PT-01b-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 53235
[[35mlola[0m][I] fired transitions : 233178
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 21 (type EXCL) for ASLink-PT-01b-LTLFireability-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ASLink-PT-01b-LTLFireability-01
[[35mlola[0m][I] time limit : 417 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ASLink-PT-01b-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 ASLink-PT-01b-LTLFireability-10
[[35mlola[0m][I] time limit : 500 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for ASLink-PT-01b-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 228
[[35mlola[0m][I] fired transitions : 229
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ASLink-PT-01b-LTLFireability-00
[[35mlola[0m][I] time limit : 625 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ASLink-PT-01b-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 237
[[35mlola[0m][I] fired transitions : 237
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 ASLink-PT-01b-LTLFireability-14
[[35mlola[0m][I] time limit : 834 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for ASLink-PT-01b-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 229
[[35mlola[0m][I] fired transitions : 229
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 ASLink-PT-01b-LTLFireability-12
[[35mlola[0m][I] time limit : 1251 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for ASLink-PT-01b-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 ASLink-PT-01b-LTLFireability-05
[[35mlola[0m][I] time limit : 2503 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 4/2503 2/2000 ASLink-PT-01b-LTLFireability-05 263591 m, 52718 m/sec, 291430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 9/2503 5/2000 ASLink-PT-01b-LTLFireability-05 666564 m, 80594 m/sec, 749305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 14/2503 7/2000 ASLink-PT-01b-LTLFireability-05 995987 m, 65884 m/sec, 1146208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 19/2503 9/2000 ASLink-PT-01b-LTLFireability-05 1204620 m, 41726 m/sec, 1555798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 24/2503 10/2000 ASLink-PT-01b-LTLFireability-05 1426892 m, 44454 m/sec, 2011739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 29/2503 12/2000 ASLink-PT-01b-LTLFireability-05 1665682 m, 47758 m/sec, 2511272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 34/2503 14/2000 ASLink-PT-01b-LTLFireability-05 1922745 m, 51412 m/sec, 3056586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 39/2503 15/2000 ASLink-PT-01b-LTLFireability-05 2144544 m, 44359 m/sec, 3510501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 44/2503 17/2000 ASLink-PT-01b-LTLFireability-05 2403488 m, 51788 m/sec, 4055189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 49/2503 19/2000 ASLink-PT-01b-LTLFireability-05 2676609 m, 54624 m/sec, 4644392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 54/2503 20/2000 ASLink-PT-01b-LTLFireability-05 2920718 m, 48821 m/sec, 5246336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 59/2503 21/2000 ASLink-PT-01b-LTLFireability-05 3109746 m, 37805 m/sec, 5952757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 64/2503 23/2000 ASLink-PT-01b-LTLFireability-05 3315466 m, 41144 m/sec, 6700792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 69/2503 24/2000 ASLink-PT-01b-LTLFireability-05 3573412 m, 51589 m/sec, 7639491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 74/2503 26/2000 ASLink-PT-01b-LTLFireability-05 3843163 m, 53950 m/sec, 8617547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 79/2503 27/2000 ASLink-PT-01b-LTLFireability-05 4086897 m, 48746 m/sec, 9515880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 84/2503 29/2000 ASLink-PT-01b-LTLFireability-05 4323767 m, 47374 m/sec, 10374834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for ASLink-PT-01b-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4340742
[[35mlola[0m][I] fired transitions : 10429995
[[35mlola[0m][I] time used : 85
[[35mlola[0m][I] memory pages used : 29
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1971 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1976 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1981 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1986 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1991 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1996 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2001 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2006 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2011 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2016 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2021 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2026 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2031 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2036 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2041 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2046 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2051 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2056 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2061 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2066 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2071 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2076 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2081 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2086 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2091 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2096 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2101 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2106 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2111 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2116 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2121 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2126 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2131 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2136 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2141 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2146 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2151 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2156 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2161 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2166 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2171 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2176 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2181 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2186 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-03: F false state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ASLink-PT-01b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ASLink-PT-01b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620118500020"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ASLink-PT-01b.tgz
mv ASLink-PT-01b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;