About the Execution of LoLA for ASLink-PT-01a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 10126.460 | 3600000.00 | 850244.00 | 11721.50 | ?F?F??F??????F?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620118500012.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ASLink-PT-01a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620118500012
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 684K
-rw-r--r-- 1 mcc users 6.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:26 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 22 14:26 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:11 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 17:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 18:09 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 130K Apr 11 18:09 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.4K Apr 11 18:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 85K Apr 11 18:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:26 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:26 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 201K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ASLink-PT-01a-LTLFireability-00
FORMULA_NAME ASLink-PT-01a-LTLFireability-01
FORMULA_NAME ASLink-PT-01a-LTLFireability-02
FORMULA_NAME ASLink-PT-01a-LTLFireability-03
FORMULA_NAME ASLink-PT-01a-LTLFireability-04
FORMULA_NAME ASLink-PT-01a-LTLFireability-05
FORMULA_NAME ASLink-PT-01a-LTLFireability-06
FORMULA_NAME ASLink-PT-01a-LTLFireability-07
FORMULA_NAME ASLink-PT-01a-LTLFireability-08
FORMULA_NAME ASLink-PT-01a-LTLFireability-09
FORMULA_NAME ASLink-PT-01a-LTLFireability-10
FORMULA_NAME ASLink-PT-01a-LTLFireability-11
FORMULA_NAME ASLink-PT-01a-LTLFireability-12
FORMULA_NAME ASLink-PT-01a-LTLFireability-13
FORMULA_NAME ASLink-PT-01a-LTLFireability-14
FORMULA_NAME ASLink-PT-01a-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717008943108
FORMULA ASLink-PT-01a-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-01a-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-01a-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-01a-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ASLink-PT-01a-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 6 (type CNST) for 3 ASLink-PT-01a-LTLFireability-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 6 (type CNST) for ASLink-PT-01a-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 33 (type CNST) for 30 ASLink-PT-01a-LTLFireability-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 33 (type CNST) for ASLink-PT-01a-LTLFireability-06
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-29 18:55:44] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 13 ASLink-PT-01a-LTLFireability-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for ASLink-PT-01a-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 3 ASLink-PT-01a-LTLFireability-01
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for ASLink-PT-01a-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 310
[[35mlola[0m][I] fired transitions : 310
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 ASLink-PT-01a-LTLFireability-15
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for ASLink-PT-01a-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 206
[[35mlola[0m][I] fired transitions : 207
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 ASLink-PT-01a-LTLFireability-13
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for ASLink-PT-01a-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 205
[[35mlola[0m][I] fired transitions : 205
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 ASLink-PT-01a-LTLFireability-12
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 74 (type FNDP) for 10 ASLink-PT-01a-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type EQUN) for 10 ASLink-PT-01a-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type EQUN) for ASLink-PT-01a-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 74 (type FNDP) for ASLink-PT-01a-LTLFireability-02 (obsolete)
[[35mlola[0m][I] FINISHED task # 74 (type FNDP) for ASLink-PT-01a-LTLFireability-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 760
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 4/299 5/2000 ASLink-PT-01a-LTLFireability-12 609398 m, 121879 m/sec, 1895047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 9/299 9/2000 ASLink-PT-01a-LTLFireability-12 1246897 m, 127499 m/sec, 4151686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 14/299 14/2000 ASLink-PT-01a-LTLFireability-12 1886196 m, 127859 m/sec, 6367182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 19/299 18/2000 ASLink-PT-01a-LTLFireability-12 2457758 m, 114312 m/sec, 8567190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 24/299 22/2000 ASLink-PT-01a-LTLFireability-12 2957855 m, 100019 m/sec, 10823834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 29/299 25/2000 ASLink-PT-01a-LTLFireability-12 3490555 m, 106540 m/sec, 13074372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 34/299 29/2000 ASLink-PT-01a-LTLFireability-12 4048823 m, 111653 m/sec, 15334579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 39/299 34/2000 ASLink-PT-01a-LTLFireability-12 4639596 m, 118154 m/sec, 17597267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 44/299 37/2000 ASLink-PT-01a-LTLFireability-12 5173165 m, 106713 m/sec, 19801610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 49/299 41/2000 ASLink-PT-01a-LTLFireability-12 5707322 m, 106831 m/sec, 21981493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 54/299 45/2000 ASLink-PT-01a-LTLFireability-12 6242517 m, 107039 m/sec, 24171083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 59/299 48/2000 ASLink-PT-01a-LTLFireability-12 6692392 m, 89975 m/sec, 26405712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 64/299 51/2000 ASLink-PT-01a-LTLFireability-12 7109372 m, 83396 m/sec, 28715617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 69/299 54/2000 ASLink-PT-01a-LTLFireability-12 7526975 m, 83520 m/sec, 31035212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 74/299 57/2000 ASLink-PT-01a-LTLFireability-12 8028235 m, 100252 m/sec, 33424238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 79/299 60/2000 ASLink-PT-01a-LTLFireability-12 8462744 m, 86901 m/sec, 35771984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 84/299 64/2000 ASLink-PT-01a-LTLFireability-12 8994170 m, 106285 m/sec, 38096762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 89/299 68/2000 ASLink-PT-01a-LTLFireability-12 9551344 m, 111434 m/sec, 40266322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 94/299 72/2000 ASLink-PT-01a-LTLFireability-12 10025990 m, 94929 m/sec, 42440295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 99/299 75/2000 ASLink-PT-01a-LTLFireability-12 10536455 m, 102093 m/sec, 44719990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 104/299 79/2000 ASLink-PT-01a-LTLFireability-12 11049006 m, 102510 m/sec, 47004208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 109/299 82/2000 ASLink-PT-01a-LTLFireability-12 11528537 m, 95906 m/sec, 49233876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 114/299 85/2000 ASLink-PT-01a-LTLFireability-12 11942436 m, 82779 m/sec, 51510028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 119/299 88/2000 ASLink-PT-01a-LTLFireability-12 12360365 m, 83585 m/sec, 53802392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 124/299 91/2000 ASLink-PT-01a-LTLFireability-12 12755321 m, 78991 m/sec, 56119546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 129/299 95/2000 ASLink-PT-01a-LTLFireability-12 13291988 m, 107333 m/sec, 58415276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 134/299 98/2000 ASLink-PT-01a-LTLFireability-12 13783512 m, 98304 m/sec, 60731615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 139/299 101/2000 ASLink-PT-01a-LTLFireability-12 14200218 m, 83341 m/sec, 63063555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 144/299 104/2000 ASLink-PT-01a-LTLFireability-12 14665545 m, 93065 m/sec, 65365084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 149/299 107/2000 ASLink-PT-01a-LTLFireability-12 15066666 m, 80224 m/sec, 67680948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 154/299 111/2000 ASLink-PT-01a-LTLFireability-12 15564142 m, 99495 m/sec, 69910574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 159/299 114/2000 ASLink-PT-01a-LTLFireability-12 16005512 m, 88274 m/sec, 72194762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 164/299 117/2000 ASLink-PT-01a-LTLFireability-12 16432322 m, 85362 m/sec, 74519292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 169/299 120/2000 ASLink-PT-01a-LTLFireability-12 16889635 m, 91462 m/sec, 76787414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 174/299 124/2000 ASLink-PT-01a-LTLFireability-12 17402258 m, 102524 m/sec, 79202723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 179/299 127/2000 ASLink-PT-01a-LTLFireability-12 17906430 m, 100834 m/sec, 81512773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 184/299 131/2000 ASLink-PT-01a-LTLFireability-12 18442808 m, 107275 m/sec, 83773554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 189/299 135/2000 ASLink-PT-01a-LTLFireability-12 18990404 m, 109519 m/sec, 85932489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 194/299 138/2000 ASLink-PT-01a-LTLFireability-12 19505993 m, 103117 m/sec, 88026462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 199/299 142/2000 ASLink-PT-01a-LTLFireability-12 20033239 m, 105449 m/sec, 90161054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 204/299 146/2000 ASLink-PT-01a-LTLFireability-12 20559508 m, 105253 m/sec, 92332971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 209/299 149/2000 ASLink-PT-01a-LTLFireability-12 21026119 m, 93322 m/sec, 94465292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 214/299 153/2000 ASLink-PT-01a-LTLFireability-12 21566506 m, 108077 m/sec, 96691251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 219/299 156/2000 ASLink-PT-01a-LTLFireability-12 22047666 m, 96232 m/sec, 98985482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 224/299 159/2000 ASLink-PT-01a-LTLFireability-12 22555665 m, 101599 m/sec, 101173060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 229/299 163/2000 ASLink-PT-01a-LTLFireability-12 23050181 m, 98903 m/sec, 103393802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 234/299 166/2000 ASLink-PT-01a-LTLFireability-12 23568308 m, 103625 m/sec, 105685202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 239/299 169/2000 ASLink-PT-01a-LTLFireability-12 24049560 m, 96250 m/sec, 107865455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 244/299 173/2000 ASLink-PT-01a-LTLFireability-12 24541369 m, 98361 m/sec, 110155745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 249/299 176/2000 ASLink-PT-01a-LTLFireability-12 24986591 m, 89044 m/sec, 112464440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 254/299 179/2000 ASLink-PT-01a-LTLFireability-12 25419777 m, 86637 m/sec, 114799003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 259/299 181/2000 ASLink-PT-01a-LTLFireability-12 25855442 m, 87133 m/sec, 116940100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 264/299 184/2000 ASLink-PT-01a-LTLFireability-12 26234803 m, 75872 m/sec, 119093118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 269/299 187/2000 ASLink-PT-01a-LTLFireability-12 26658084 m, 84656 m/sec, 121191196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 274/299 189/2000 ASLink-PT-01a-LTLFireability-12 27061560 m, 80695 m/sec, 123289499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 279/299 192/2000 ASLink-PT-01a-LTLFireability-12 27534259 m, 94539 m/sec, 125488704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 284/299 195/2000 ASLink-PT-01a-LTLFireability-12 27938781 m, 80904 m/sec, 127704423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 289/299 198/2000 ASLink-PT-01a-LTLFireability-12 28332834 m, 78810 m/sec, 129946744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 294/299 200/2000 ASLink-PT-01a-LTLFireability-12 28739883 m, 81409 m/sec, 132183971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 299/299 204/2000 ASLink-PT-01a-LTLFireability-12 29229575 m, 97938 m/sec, 134386568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 57 (type EXCL) for ASLink-PT-01a-LTLFireability-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 46 ASLink-PT-01a-LTLFireability-10
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 ASLink-PT-01a-LTLFireability-12
[[35mlola[0m][I] time limit : 3295 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for ASLink-PT-01a-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 205
[[35mlola[0m][I] fired transitions : 205
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 57 (type EXCL) for ASLink-PT-01a-LTLFireability-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 ASLink-PT-01a-LTLFireability-09
[[35mlola[0m][I] time limit : 365 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 5/365 6/2000 ASLink-PT-01a-LTLFireability-09 782117 m, 156423 m/sec, 2220868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 10/365 11/2000 ASLink-PT-01a-LTLFireability-09 1484603 m, 140497 m/sec, 4554282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 15/365 15/2000 ASLink-PT-01a-LTLFireability-09 2119306 m, 126940 m/sec, 6935586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 20/365 19/2000 ASLink-PT-01a-LTLFireability-09 2759400 m, 128018 m/sec, 9305190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 25/365 24/2000 ASLink-PT-01a-LTLFireability-09 3436120 m, 135344 m/sec, 11527278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 30/365 28/2000 ASLink-PT-01a-LTLFireability-09 4042654 m, 121306 m/sec, 13824480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 35/365 32/2000 ASLink-PT-01a-LTLFireability-09 4606666 m, 112802 m/sec, 16087718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 40/365 36/2000 ASLink-PT-01a-LTLFireability-09 5158767 m, 110420 m/sec, 18381529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 45/365 39/2000 ASLink-PT-01a-LTLFireability-09 5734342 m, 115115 m/sec, 20663179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 50/365 43/2000 ASLink-PT-01a-LTLFireability-09 6270533 m, 107238 m/sec, 22962107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 55/365 47/2000 ASLink-PT-01a-LTLFireability-09 6781328 m, 102159 m/sec, 25305643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 60/365 50/2000 ASLink-PT-01a-LTLFireability-09 7305466 m, 104827 m/sec, 27644369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 65/365 54/2000 ASLink-PT-01a-LTLFireability-09 7927411 m, 124389 m/sec, 30024421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 70/365 59/2000 ASLink-PT-01a-LTLFireability-09 8528429 m, 120203 m/sec, 32348925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 75/365 63/2000 ASLink-PT-01a-LTLFireability-09 9136045 m, 121523 m/sec, 34612333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 80/365 66/2000 ASLink-PT-01a-LTLFireability-09 9715279 m, 115846 m/sec, 36890210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 85/365 70/2000 ASLink-PT-01a-LTLFireability-09 10305798 m, 118103 m/sec, 39210083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 90/365 74/2000 ASLink-PT-01a-LTLFireability-09 10892233 m, 117287 m/sec, 41554675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 95/365 78/2000 ASLink-PT-01a-LTLFireability-09 11433658 m, 108285 m/sec, 43820199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 100/365 81/2000 ASLink-PT-01a-LTLFireability-09 11945184 m, 102305 m/sec, 46080193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 105/365 85/2000 ASLink-PT-01a-LTLFireability-09 12426822 m, 96327 m/sec, 48345262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 110/365 88/2000 ASLink-PT-01a-LTLFireability-09 12927570 m, 100149 m/sec, 50500701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 115/365 91/2000 ASLink-PT-01a-LTLFireability-09 13406477 m, 95781 m/sec, 52893674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 120/365 94/2000 ASLink-PT-01a-LTLFireability-09 13864913 m, 91687 m/sec, 55235059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 125/365 97/2000 ASLink-PT-01a-LTLFireability-09 14270362 m, 81089 m/sec, 57547332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 130/365 100/2000 ASLink-PT-01a-LTLFireability-09 14713394 m, 88606 m/sec, 59873789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 135/365 103/2000 ASLink-PT-01a-LTLFireability-09 15142041 m, 85729 m/sec, 62217053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 140/365 106/2000 ASLink-PT-01a-LTLFireability-09 15580605 m, 87712 m/sec, 64500399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 145/365 109/2000 ASLink-PT-01a-LTLFireability-09 15992971 m, 82473 m/sec, 66843950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 150/365 112/2000 ASLink-PT-01a-LTLFireability-09 16474058 m, 96217 m/sec, 69177572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 155/365 115/2000 ASLink-PT-01a-LTLFireability-09 16944641 m, 94116 m/sec, 71519897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 160/365 119/2000 ASLink-PT-01a-LTLFireability-09 17470889 m, 105249 m/sec, 73894208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 165/365 122/2000 ASLink-PT-01a-LTLFireability-09 17996605 m, 105143 m/sec, 76233424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 170/365 126/2000 ASLink-PT-01a-LTLFireability-09 18513792 m, 103437 m/sec, 78567589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 175/365 130/2000 ASLink-PT-01a-LTLFireability-09 19118272 m, 120896 m/sec, 80759597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 180/365 134/2000 ASLink-PT-01a-LTLFireability-09 19659201 m, 108185 m/sec, 83072847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 185/365 137/2000 ASLink-PT-01a-LTLFireability-09 20171814 m, 102522 m/sec, 85389967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 190/365 140/2000 ASLink-PT-01a-LTLFireability-09 20591157 m, 83868 m/sec, 87736230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 195/365 144/2000 ASLink-PT-01a-LTLFireability-09 21135672 m, 108903 m/sec, 89956106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 200/365 147/2000 ASLink-PT-01a-LTLFireability-09 21653445 m, 103554 m/sec, 92136027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 205/365 150/2000 ASLink-PT-01a-LTLFireability-09 22103519 m, 90014 m/sec, 94353742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 210/365 154/2000 ASLink-PT-01a-LTLFireability-09 22592488 m, 97793 m/sec, 96602599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 215/365 157/2000 ASLink-PT-01a-LTLFireability-09 23095644 m, 100631 m/sec, 98919318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 220/365 161/2000 ASLink-PT-01a-LTLFireability-09 23621169 m, 105105 m/sec, 101208303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 225/365 164/2000 ASLink-PT-01a-LTLFireability-09 24116176 m, 99001 m/sec, 103498069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 230/365 167/2000 ASLink-PT-01a-LTLFireability-09 24602460 m, 97256 m/sec, 105765476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 235/365 171/2000 ASLink-PT-01a-LTLFireability-09 25073907 m, 94289 m/sec, 108033917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 240/365 174/2000 ASLink-PT-01a-LTLFireability-09 25535010 m, 92220 m/sec, 110280920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 245/365 176/2000 ASLink-PT-01a-LTLFireability-09 25925866 m, 78171 m/sec, 112592412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 250/365 179/2000 ASLink-PT-01a-LTLFireability-09 26317459 m, 78318 m/sec, 114741570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 255/365 182/2000 ASLink-PT-01a-LTLFireability-09 26748475 m, 86203 m/sec, 117046576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 260/365 185/2000 ASLink-PT-01a-LTLFireability-09 27148366 m, 79978 m/sec, 119371123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 265/365 187/2000 ASLink-PT-01a-LTLFireability-09 27538814 m, 78089 m/sec, 121707622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 270/365 191/2000 ASLink-PT-01a-LTLFireability-09 28034446 m, 99126 m/sec, 124006086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 275/365 193/2000 ASLink-PT-01a-LTLFireability-09 28461248 m, 85360 m/sec, 126329495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 280/365 197/2000 ASLink-PT-01a-LTLFireability-09 28934467 m, 94643 m/sec, 128623967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 285/365 200/2000 ASLink-PT-01a-LTLFireability-09 29386489 m, 90404 m/sec, 130914552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 290/365 202/2000 ASLink-PT-01a-LTLFireability-09 29780854 m, 78873 m/sec, 133234544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 295/365 205/2000 ASLink-PT-01a-LTLFireability-09 30191388 m, 82106 m/sec, 135537507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 300/365 208/2000 ASLink-PT-01a-LTLFireability-09 30680903 m, 97903 m/sec, 137830947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 305/365 212/2000 ASLink-PT-01a-LTLFireability-09 31197720 m, 103363 m/sec, 140137306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 310/365 215/2000 ASLink-PT-01a-LTLFireability-09 31690416 m, 98539 m/sec, 142459228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 315/365 218/2000 ASLink-PT-01a-LTLFireability-09 32102235 m, 82363 m/sec, 144765803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 320/365 221/2000 ASLink-PT-01a-LTLFireability-09 32537399 m, 87032 m/sec, 147067117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 325/365 224/2000 ASLink-PT-01a-LTLFireability-09 32958476 m, 84215 m/sec, 149351451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 330/365 227/2000 ASLink-PT-01a-LTLFireability-09 33372799 m, 82864 m/sec, 151669082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 335/365 230/2000 ASLink-PT-01a-LTLFireability-09 33874132 m, 100266 m/sec, 153865030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 340/365 234/2000 ASLink-PT-01a-LTLFireability-09 34399473 m, 105068 m/sec, 156237680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 345/365 238/2000 ASLink-PT-01a-LTLFireability-09 34970768 m, 114259 m/sec, 158494477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 350/365 241/2000 ASLink-PT-01a-LTLFireability-09 35513856 m, 108617 m/sec, 160779056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 355/365 245/2000 ASLink-PT-01a-LTLFireability-09 36026230 m, 102474 m/sec, 163046779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 360/365 248/2000 ASLink-PT-01a-LTLFireability-09 36411687 m, 77091 m/sec, 165203696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 365/365 251/2000 ASLink-PT-01a-LTLFireability-09 36977554 m, 113173 m/sec, 167328943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 44 (type EXCL) for ASLink-PT-01a-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 ASLink-PT-01a-LTLFireability-08
[[35mlola[0m][I] time limit : 365 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 ASLink-PT-01a-LTLFireability-09
[[35mlola[0m][I] time limit : 2920 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for ASLink-PT-01a-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 194072
[[35mlola[0m][I] fired transitions : 484723
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] CANCELED task # 44 (type EXCL) for ASLink-PT-01a-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 ASLink-PT-01a-LTLFireability-05
[[35mlola[0m][I] time limit : 416 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for ASLink-PT-01a-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 20 ASLink-PT-01a-LTLFireability-04
[[35mlola[0m][I] time limit : 485 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for ASLink-PT-01a-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 20 ASLink-PT-01a-LTLFireability-04
[[35mlola[0m][I] time limit : 583 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for ASLink-PT-01a-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 205
[[35mlola[0m][I] fired transitions : 205
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 ASLink-PT-01a-LTLFireability-07
[[35mlola[0m][I] time limit : 728 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 5/728 2/2000 ASLink-PT-01a-LTLFireability-07 238220 m, 47644 m/sec, 303420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 10/728 4/2000 ASLink-PT-01a-LTLFireability-07 485190 m, 49394 m/sec, 627660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 15/728 5/2000 ASLink-PT-01a-LTLFireability-07 714615 m, 45885 m/sec, 942359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 20/728 7/2000 ASLink-PT-01a-LTLFireability-07 961241 m, 49325 m/sec, 1280187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 25/728 9/2000 ASLink-PT-01a-LTLFireability-07 1194605 m, 46672 m/sec, 1609970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 30/728 10/2000 ASLink-PT-01a-LTLFireability-07 1410321 m, 43143 m/sec, 1924276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 35/728 12/2000 ASLink-PT-01a-LTLFireability-07 1661383 m, 50212 m/sec, 2277111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 40/728 13/2000 ASLink-PT-01a-LTLFireability-07 1874640 m, 42651 m/sec, 2587706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 45/728 14/2000 ASLink-PT-01a-LTLFireability-07 2077310 m, 40534 m/sec, 2885299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 50/728 16/2000 ASLink-PT-01a-LTLFireability-07 2237760 m, 32090 m/sec, 3139660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 55/728 17/2000 ASLink-PT-01a-LTLFireability-07 2459248 m, 44297 m/sec, 3462437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 60/728 19/2000 ASLink-PT-01a-LTLFireability-07 2687893 m, 45729 m/sec, 3803955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 65/728 20/2000 ASLink-PT-01a-LTLFireability-07 2892487 m, 40918 m/sec, 4112778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 70/728 21/2000 ASLink-PT-01a-LTLFireability-07 3041090 m, 29720 m/sec, 4356827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for ASLink-PT-01a-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3129106
[[35mlola[0m][I] fired transitions : 4491858
[[35mlola[0m][I] time used : 73
[[35mlola[0m][I] memory pages used : 21
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ASLink-PT-01a-LTLFireability-00
[[35mlola[0m][I] time limit : 947 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ASLink-PT-01a-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 ASLink-PT-01a-LTLFireability-14
[[35mlola[0m][I] time limit : 1421 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 2/1421 1/2000 ASLink-PT-01a-LTLFireability-14 99273 m, 19854 m/sec, 124309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 7/1421 3/2000 ASLink-PT-01a-LTLFireability-14 334225 m, 46990 m/sec, 424778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 12/1421 5/2000 ASLink-PT-01a-LTLFireability-14 586893 m, 50533 m/sec, 750004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 17/1421 6/2000 ASLink-PT-01a-LTLFireability-14 802994 m, 43220 m/sec, 1044653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 22/1421 8/2000 ASLink-PT-01a-LTLFireability-14 1050300 m, 49461 m/sec, 1375111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 27/1421 9/2000 ASLink-PT-01a-LTLFireability-14 1282835 m, 46507 m/sec, 1692708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 32/1421 11/2000 ASLink-PT-01a-LTLFireability-14 1496678 m, 42768 m/sec, 2004128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 37/1421 13/2000 ASLink-PT-01a-LTLFireability-14 1788502 m, 58364 m/sec, 2383319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 42/1421 14/2000 ASLink-PT-01a-LTLFireability-14 2015183 m, 45336 m/sec, 2688617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 47/1421 16/2000 ASLink-PT-01a-LTLFireability-14 2238525 m, 44668 m/sec, 2993802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 52/1421 17/2000 ASLink-PT-01a-LTLFireability-14 2409993 m, 34293 m/sec, 3243598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 57/1421 18/2000 ASLink-PT-01a-LTLFireability-14 2626199 m, 43241 m/sec, 3548680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 62/1421 19/2000 ASLink-PT-01a-LTLFireability-14 2782119 m, 31184 m/sec, 3780246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for ASLink-PT-01a-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2876730
[[35mlola[0m][I] fired transitions : 3927029
[[35mlola[0m][I] time used : 65
[[35mlola[0m][I] memory pages used : 20
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 ASLink-PT-01a-LTLFireability-11
[[35mlola[0m][I] time limit : 2777 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for ASLink-PT-01a-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1990 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1995 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2000 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2005 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2010 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2015 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2020 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2025 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2030 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2035 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2040 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2045 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2050 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2055 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2060 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2065 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2070 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2075 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2080 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2085 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2090 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2095 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2100 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2105 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2110 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2115 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2120 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2125 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2130 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2135 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2140 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2145 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2150 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2155 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2160 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2165 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2170 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2175 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2180 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2185 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2190 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2195 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2200 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2205 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2210 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2215 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2220 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2225 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2230 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2235 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2240 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-02: AG true state equation[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mASLink-PT-01a-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mASLink-PT-01a-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ASLink-PT-01a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2245 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ASLink-PT-01a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ASLink-PT-01a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620118500012"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ASLink-PT-01a.tgz
mv ASLink-PT-01a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;