Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r519-tall-167987245200354.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Murphy-PT-D3N050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r519-tall-167987245200354
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 436K
-rw-r--r-- 1 mcc users 6.0K Mar 23 15:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Mar 23 15:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Mar 23 15:21 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Mar 23 15:21 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.0K Mar 23 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 34K Mar 23 07:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Mar 23 07:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 23 07:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Mar 26 22:42 NewModel
-rw-r--r-- 1 mcc users 12K Mar 23 15:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 120K Mar 23 15:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Mar 23 15:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Mar 23 15:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Mar 23 07:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.5K Mar 23 07:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 26 22:42 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 26 22:42 instance
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 iscolored
-rw-r--r-- 1 mcc users 15K Mar 31 16:48 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-00
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-01
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-02
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-03
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-04
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-05
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-06
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-07
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-08
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-09
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-10
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-11
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-12
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-13
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-14
FORMULA_NAME Murphy-PT-D3N050-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1680856964776

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Murphy-PT-D3N050
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2023-04-07 08:42:46] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-04-07 08:42:46] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-04-07 08:42:46] [INFO ] Load time of PNML (sax parser for PT used): 25 ms
[2023-04-07 08:42:46] [INFO ] Transformed 24 places.
[2023-04-07 08:42:46] [INFO ] Transformed 28 transitions.
[2023-04-07 08:42:46] [INFO ] Parsed PT model containing 24 places and 28 transitions and 108 arcs in 88 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
Initial state reduction rules removed 1 formulas.
FORMULA Murphy-PT-D3N050-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 24 out of 24 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 10 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
// Phase 1: matrix 28 rows 24 cols
[2023-04-07 08:42:46] [INFO ] Computed 5 invariants in 8 ms
[2023-04-07 08:42:46] [INFO ] Dead Transitions using invariants and state equation in 154 ms found 0 transitions.
[2023-04-07 08:42:46] [INFO ] Invariant cache hit.
[2023-04-07 08:42:46] [INFO ] Implicit Places using invariants in 23 ms returned []
[2023-04-07 08:42:46] [INFO ] Invariant cache hit.
[2023-04-07 08:42:46] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-04-07 08:42:46] [INFO ] Implicit Places using invariants and state equation in 36 ms returned []
Implicit Place search using SMT with State Equation took 61 ms to find 0 implicit places.
[2023-04-07 08:42:46] [INFO ] Invariant cache hit.
[2023-04-07 08:42:46] [INFO ] Dead Transitions using invariants and state equation in 30 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 280 ms. Remains : 24/24 places, 28/28 transitions.
Support contains 24 out of 24 places after structural reductions.
[2023-04-07 08:42:46] [INFO ] Flatten gal took : 16 ms
[2023-04-07 08:42:46] [INFO ] Flatten gal took : 8 ms
[2023-04-07 08:42:46] [INFO ] Input system was already deterministic with 28 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 197 ms. (steps per millisecond=50 ) properties (out of 47) seen :37
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 10) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 52 ms. (steps per millisecond=192 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 9) seen :0
Running SMT prover for 9 properties.
[2023-04-07 08:42:47] [INFO ] Invariant cache hit.
[2023-04-07 08:42:47] [INFO ] [Real]Absence check using 2 positive place invariants in 0 ms returned sat
[2023-04-07 08:42:47] [INFO ] [Real]Absence check using 2 positive and 3 generalized place invariants in 1 ms returned sat
[2023-04-07 08:42:47] [INFO ] After 101ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:9
[2023-04-07 08:42:47] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-04-07 08:42:47] [INFO ] [Nat]Absence check using 2 positive and 3 generalized place invariants in 1 ms returned sat
[2023-04-07 08:42:47] [INFO ] After 31ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :9
[2023-04-07 08:42:47] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-04-07 08:42:47] [INFO ] After 19ms SMT Verify possible using 8 Read/Feed constraints in natural domain returned unsat :0 sat :9
[2023-04-07 08:42:47] [INFO ] After 55ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :9
Attempting to minimize the solution found.
Minimization took 33 ms.
[2023-04-07 08:42:47] [INFO ] After 177ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :9
Fused 9 Parikh solutions to 6 different solutions.
Parikh walk visited 0 properties in 18 ms.
Support contains 11 out of 24 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 5 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:47] [INFO ] Invariant cache hit.
[2023-04-07 08:42:47] [INFO ] Dead Transitions using invariants and state equation in 31 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 38 ms. Remains : 24/24 places, 28/28 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 9) seen :0
Interrupted probabilistic random walk after 374856 steps, run timeout after 3001 ms. (steps per millisecond=124 ) properties seen :{}
Probabilistic random walk after 374856 steps, saw 253940 distinct states, run finished after 3004 ms. (steps per millisecond=124 ) properties seen :0
Running SMT prover for 9 properties.
[2023-04-07 08:42:51] [INFO ] Invariant cache hit.
[2023-04-07 08:42:51] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-04-07 08:42:51] [INFO ] [Real]Absence check using 2 positive and 3 generalized place invariants in 1 ms returned sat
[2023-04-07 08:42:51] [INFO ] After 83ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:9
[2023-04-07 08:42:51] [INFO ] [Nat]Absence check using 2 positive place invariants in 0 ms returned sat
[2023-04-07 08:42:51] [INFO ] [Nat]Absence check using 2 positive and 3 generalized place invariants in 0 ms returned sat
[2023-04-07 08:42:51] [INFO ] After 24ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :9
[2023-04-07 08:42:51] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-04-07 08:42:51] [INFO ] After 25ms SMT Verify possible using 8 Read/Feed constraints in natural domain returned unsat :0 sat :9
[2023-04-07 08:42:51] [INFO ] After 59ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :9
Attempting to minimize the solution found.
Minimization took 23 ms.
[2023-04-07 08:42:51] [INFO ] After 152ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :9
Fused 9 Parikh solutions to 6 different solutions.
Parikh walk visited 0 properties in 27 ms.
Support contains 11 out of 24 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 1 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1 ms. Remains : 24/24 places, 28/28 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 1 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:51] [INFO ] Invariant cache hit.
[2023-04-07 08:42:51] [INFO ] Implicit Places using invariants in 63 ms returned [8, 10, 11]
Discarding 3 places :
Implicit Place search using SMT only with invariants took 65 ms to find 3 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 21/24 places, 28/28 transitions.
Applied a total of 0 rules in 2 ms. Remains 21 /21 variables (removed 0) and now considering 28/28 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 68 ms. Remains : 21/24 places, 28/28 transitions.
Incomplete random walk after 10006 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=714 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=1111 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=1666 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=1666 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=1111 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 9) seen :0
Interrupted probabilistic random walk after 390696 steps, run timeout after 3001 ms. (steps per millisecond=130 ) properties seen :{}
Probabilistic random walk after 390696 steps, saw 263669 distinct states, run finished after 3001 ms. (steps per millisecond=130 ) properties seen :0
Running SMT prover for 9 properties.
// Phase 1: matrix 28 rows 21 cols
[2023-04-07 08:42:54] [INFO ] Computed 2 invariants in 1 ms
[2023-04-07 08:42:54] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-04-07 08:42:54] [INFO ] After 43ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:9
[2023-04-07 08:42:54] [INFO ] [Nat]Absence check using 2 positive place invariants in 0 ms returned sat
[2023-04-07 08:42:54] [INFO ] After 20ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :9
[2023-04-07 08:42:54] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-04-07 08:42:54] [INFO ] After 18ms SMT Verify possible using 8 Read/Feed constraints in natural domain returned unsat :0 sat :9
[2023-04-07 08:42:54] [INFO ] After 43ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :9
Attempting to minimize the solution found.
Minimization took 19 ms.
[2023-04-07 08:42:54] [INFO ] After 127ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :9
Fused 9 Parikh solutions to 5 different solutions.
Parikh walk visited 0 properties in 20 ms.
Support contains 11 out of 21 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 21/21 places, 28/28 transitions.
Applied a total of 0 rules in 1 ms. Remains 21 /21 variables (removed 0) and now considering 28/28 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1 ms. Remains : 21/21 places, 28/28 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 21/21 places, 28/28 transitions.
Applied a total of 0 rules in 1 ms. Remains 21 /21 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:54] [INFO ] Invariant cache hit.
[2023-04-07 08:42:54] [INFO ] Implicit Places using invariants in 20 ms returned []
[2023-04-07 08:42:54] [INFO ] Invariant cache hit.
[2023-04-07 08:42:54] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-04-07 08:42:54] [INFO ] Implicit Places using invariants and state equation in 30 ms returned []
Implicit Place search using SMT with State Equation took 61 ms to find 0 implicit places.
[2023-04-07 08:42:54] [INFO ] Redundant transitions in 0 ms returned []
[2023-04-07 08:42:54] [INFO ] Invariant cache hit.
[2023-04-07 08:42:54] [INFO ] Dead Transitions using invariants and state equation in 25 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 92 ms. Remains : 21/21 places, 28/28 transitions.
Applied a total of 0 rules in 1 ms. Remains 21 /21 variables (removed 0) and now considering 28/28 (removed 0) transitions.
Running SMT prover for 9 properties.
[2023-04-07 08:42:54] [INFO ] Invariant cache hit.
[2023-04-07 08:42:54] [INFO ] [Real]Absence check using 2 positive place invariants in 0 ms returned sat
[2023-04-07 08:42:54] [INFO ] After 49ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:9
[2023-04-07 08:42:54] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-04-07 08:42:54] [INFO ] After 18ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :9
[2023-04-07 08:42:54] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-04-07 08:42:54] [INFO ] After 16ms SMT Verify possible using 8 Read/Feed constraints in natural domain returned unsat :0 sat :9
[2023-04-07 08:42:54] [INFO ] After 40ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :9
Attempting to minimize the solution found.
Minimization took 39 ms.
[2023-04-07 08:42:55] [INFO ] After 139ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :9
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 4 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 5 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 0 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
// Phase 1: matrix 28 rows 24 cols
[2023-04-07 08:42:55] [INFO ] Computed 5 invariants in 1 ms
[2023-04-07 08:42:55] [INFO ] Dead Transitions using invariants and state equation in 29 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 24/24 places, 28/28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 3 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 3 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 1 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:55] [INFO ] Invariant cache hit.
[2023-04-07 08:42:55] [INFO ] Dead Transitions using invariants and state equation in 32 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 34 ms. Remains : 24/24 places, 28/28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 2 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:55] [INFO ] Invariant cache hit.
[2023-04-07 08:42:55] [INFO ] Dead Transitions using invariants and state equation in 28 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 24/24 places, 28/28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 3 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 0 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:55] [INFO ] Invariant cache hit.
[2023-04-07 08:42:55] [INFO ] Dead Transitions using invariants and state equation in 28 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 24/24 places, 28/28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 1 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:55] [INFO ] Invariant cache hit.
[2023-04-07 08:42:55] [INFO ] Dead Transitions using invariants and state equation in 26 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 24/24 places, 28/28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 6 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 2 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:55] [INFO ] Invariant cache hit.
[2023-04-07 08:42:55] [INFO ] Dead Transitions using invariants and state equation in 22 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 25 ms. Remains : 24/24 places, 28/28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 0 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:55] [INFO ] Invariant cache hit.
[2023-04-07 08:42:55] [INFO ] Dead Transitions using invariants and state equation in 40 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 42 ms. Remains : 24/24 places, 28/28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 1 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 1 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 1 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:55] [INFO ] Invariant cache hit.
[2023-04-07 08:42:55] [INFO ] Dead Transitions using invariants and state equation in 31 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 32 ms. Remains : 24/24 places, 28/28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 0 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:55] [INFO ] Invariant cache hit.
[2023-04-07 08:42:55] [INFO ] Dead Transitions using invariants and state equation in 24 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 24/24 places, 28/28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 1 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 0 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:55] [INFO ] Invariant cache hit.
[2023-04-07 08:42:55] [INFO ] Dead Transitions using invariants and state equation in 26 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 27 ms. Remains : 24/24 places, 28/28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 1 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 1 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:55] [INFO ] Invariant cache hit.
[2023-04-07 08:42:55] [INFO ] Dead Transitions using invariants and state equation in 25 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 27 ms. Remains : 24/24 places, 28/28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 1 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 0 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:55] [INFO ] Invariant cache hit.
[2023-04-07 08:42:55] [INFO ] Dead Transitions using invariants and state equation in 30 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 24/24 places, 28/28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 0 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:55] [INFO ] Invariant cache hit.
[2023-04-07 08:42:55] [INFO ] Dead Transitions using invariants and state equation in 23 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 24/24 places, 28/28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 1 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 1 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 1 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:55] [INFO ] Invariant cache hit.
[2023-04-07 08:42:55] [INFO ] Dead Transitions using invariants and state equation in 68 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 70 ms. Remains : 24/24 places, 28/28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 24/24 places, 28/28 transitions.
Applied a total of 0 rules in 0 ms. Remains 24 /24 variables (removed 0) and now considering 28/28 (removed 0) transitions.
[2023-04-07 08:42:55] [INFO ] Invariant cache hit.
[2023-04-07 08:42:55] [INFO ] Dead Transitions using invariants and state equation in 23 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 24/24 places, 28/28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 3 ms
[2023-04-07 08:42:55] [INFO ] Input system was already deterministic with 28 transitions.
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 6 ms
[2023-04-07 08:42:55] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:42:55] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 7 ms.
[2023-04-07 08:42:55] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 24 places, 28 transitions and 108 arcs took 1 ms.
Total runtime 9509 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Murphy-PT-D3N050
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/367
CTLFireability

FORMULA Murphy-PT-D3N050-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Murphy-PT-D3N050-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Murphy-PT-D3N050-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Murphy-PT-D3N050-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Murphy-PT-D3N050-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Murphy-PT-D3N050-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Murphy-PT-D3N050-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Murphy-PT-D3N050-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1680857092211

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/367/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/367/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/367/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 81 (type EXCL) for 66 Murphy-PT-D3N050-CTLFireability-15
lola: time limit : 85 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 81 (type EXCL) for Murphy-PT-D3N050-CTLFireability-15
lola: result : false
lola: markings : 58
lola: fired transitions : 116
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 Murphy-PT-D3N050-CTLFireability-03
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 10 (type EXCL) for Murphy-PT-D3N050-CTLFireability-03
lola: result : false
lola: markings : 161
lola: fired transitions : 162
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Murphy-PT-D3N050-CTLFireability-02
lola: time limit : 138 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 94 (type FNDP) for 36 Murphy-PT-D3N050-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 95 (type EQUN) for 36 Murphy-PT-D3N050-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type SRCH) for 36 Murphy-PT-D3N050-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 97 (type SRCH) for Murphy-PT-D3N050-CTLFireability-13
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: planning for (null) stopped (result already fixed).
lola: FINISHED task # 94 (type FNDP) for Murphy-PT-D3N050-CTLFireability-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 95 (type EQUN) for Murphy-PT-D3N050-CTLFireability-13 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 95 (type EQUN) for Murphy-PT-D3N050-CTLFireability-13
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-13: DISJ 0 6 0 0 10 0 0 1
Murphy-PT-D3N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/200 11/32 Murphy-PT-D3N050-CTLFireability-02 2429066 m, 485813 m/sec, 6738374 t fired, .

Time elapsed: 5 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-13: DISJ 0 6 0 0 10 0 0 1
Murphy-PT-D3N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/200 20/32 Murphy-PT-D3N050-CTLFireability-02 4704966 m, 455180 m/sec, 12900852 t fired, .

Time elapsed: 10 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-13: DISJ 0 6 0 0 10 0 0 1
Murphy-PT-D3N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/200 30/32 Murphy-PT-D3N050-CTLFireability-02 7010275 m, 461061 m/sec, 18842950 t fired, .

Time elapsed: 15 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 7 (type EXCL) for Murphy-PT-D3N050-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-13: DISJ 0 6 0 0 10 0 0 1
Murphy-PT-D3N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 64 (type EXCL) for 63 Murphy-PT-D3N050-CTLFireability-14
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for Murphy-PT-D3N050-CTLFireability-14
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 36 Murphy-PT-D3N050-CTLFireability-13
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL) for Murphy-PT-D3N050-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 36 Murphy-PT-D3N050-CTLFireability-13
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for Murphy-PT-D3N050-CTLFireability-13
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 36 Murphy-PT-D3N050-CTLFireability-13
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for Murphy-PT-D3N050-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 Murphy-PT-D3N050-CTLFireability-12
lola: time limit : 358 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for Murphy-PT-D3N050-CTLFireability-12
lola: result : false
lola: markings : 112
lola: fired transitions : 166
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 Murphy-PT-D3N050-CTLFireability-10
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for Murphy-PT-D3N050-CTLFireability-10
lola: result : true
lola: markings : 58579
lola: fired transitions : 113692
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 Murphy-PT-D3N050-CTLFireability-09
lola: time limit : 447 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/447 13/32 Murphy-PT-D3N050-CTLFireability-09 2995128 m, 599025 m/sec, 8401527 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/447 26/32 Murphy-PT-D3N050-CTLFireability-09 6133946 m, 627763 m/sec, 16496711 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 28 (type EXCL) for Murphy-PT-D3N050-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 25 (type EXCL) for 24 Murphy-PT-D3N050-CTLFireability-08
lola: time limit : 509 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for Murphy-PT-D3N050-CTLFireability-08
lola: result : true
lola: markings : 156
lola: fired transitions : 157
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 Murphy-PT-D3N050-CTLFireability-06
lola: time limit : 594 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/594 12/32 Murphy-PT-D3N050-CTLFireability-06 2661764 m, 532352 m/sec, 7089032 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/594 22/32 Murphy-PT-D3N050-CTLFireability-06 5085959 m, 484839 m/sec, 13539186 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 19 (type EXCL) for Murphy-PT-D3N050-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 13 (type EXCL) for 12 Murphy-PT-D3N050-CTLFireability-04
lola: time limit : 710 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/710 13/32 Murphy-PT-D3N050-CTLFireability-04 2881416 m, 576283 m/sec, 8488219 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/710 24/32 Murphy-PT-D3N050-CTLFireability-04 5548041 m, 533325 m/sec, 16346537 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 13 (type EXCL) for Murphy-PT-D3N050-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 4 (type EXCL) for 3 Murphy-PT-D3N050-CTLFireability-01
lola: time limit : 883 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for Murphy-PT-D3N050-CTLFireability-01
lola: result : false
lola: markings : 1550
lola: fired transitions : 2194
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 Murphy-PT-D3N050-CTLFireability-00
lola: time limit : 1178 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1178 10/32 Murphy-PT-D3N050-CTLFireability-00 2185393 m, 437078 m/sec, 7378407 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1178 18/32 Murphy-PT-D3N050-CTLFireability-00 4197157 m, 402352 m/sec, 14035899 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1178 28/32 Murphy-PT-D3N050-CTLFireability-00 6651688 m, 490906 m/sec, 21003151 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for Murphy-PT-D3N050-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 16 (type EXCL) for 15 Murphy-PT-D3N050-CTLFireability-05
lola: time limit : 1757 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/1757 10/32 Murphy-PT-D3N050-CTLFireability-05 2230658 m, 446131 m/sec, 9030800 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/1757 19/32 Murphy-PT-D3N050-CTLFireability-05 4327068 m, 419282 m/sec, 17567779 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/1757 27/32 Murphy-PT-D3N050-CTLFireability-05 6377003 m, 409987 m/sec, 25963408 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 16 (type EXCL) for Murphy-PT-D3N050-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 22 (type EXCL) for 21 Murphy-PT-D3N050-CTLFireability-07
lola: time limit : 3495 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/3495 18/32 Murphy-PT-D3N050-CTLFireability-07 4125446 m, 825089 m/sec, 7931607 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 22 (type EXCL) for Murphy-PT-D3N050-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D3N050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D3N050-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D3N050-CTLFireability-00: CTL unknown AGGR
Murphy-PT-D3N050-CTLFireability-01: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-02: CTL unknown AGGR
Murphy-PT-D3N050-CTLFireability-03: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-04: CTL unknown AGGR
Murphy-PT-D3N050-CTLFireability-05: CTL unknown AGGR
Murphy-PT-D3N050-CTLFireability-06: CTL unknown AGGR
Murphy-PT-D3N050-CTLFireability-07: CTL unknown AGGR
Murphy-PT-D3N050-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-09: CTL unknown AGGR
Murphy-PT-D3N050-CTLFireability-10: CTL true CTL model checker
Murphy-PT-D3N050-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-13: DISJ true DISJ
Murphy-PT-D3N050-CTLFireability-14: CTL false CTL model checker
Murphy-PT-D3N050-CTLFireability-15: CONJ false CTL model checker


Time elapsed: 115 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Murphy-PT-D3N050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Murphy-PT-D3N050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r519-tall-167987245200354"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Murphy-PT-D3N050.tgz
mv Murphy-PT-D3N050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;