Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r519-tall-167987245000250.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is EisenbergMcGuire-PT-07, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r519-tall-167987245000250
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 6.5K Mar 23 15:23 CTLCardinality.txt
-rw-r--r-- 1 mcc users 64K Mar 23 15:23 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Mar 23 15:21 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Mar 23 15:21 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Mar 23 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 23 07:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Mar 23 07:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 23 07:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Mar 26 22:42 NewModel
-rw-r--r-- 1 mcc users 17K Mar 23 15:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 176K Mar 23 15:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Mar 23 15:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 55K Mar 23 15:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 23 07:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 23 07:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 26 22:42 instance
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 iscolored
-rw-r--r-- 1 mcc users 1.2M Mar 31 16:48 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-00
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-01
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-02
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-03
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-04
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-05
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-06
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-07
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-08
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-09
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-10
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-11
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-12
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-13
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-14
FORMULA_NAME EisenbergMcGuire-PT-07-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1680819121863

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=EisenbergMcGuire-PT-07
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2023-04-06 22:12:03] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-04-06 22:12:03] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-04-06 22:12:03] [INFO ] Load time of PNML (sax parser for PT used): 123 ms
[2023-04-06 22:12:03] [INFO ] Transformed 553 places.
[2023-04-06 22:12:03] [INFO ] Transformed 1960 transitions.
[2023-04-06 22:12:03] [INFO ] Found NUPN structural information;
[2023-04-06 22:12:03] [INFO ] Parsed PT model containing 553 places and 1960 transitions and 9212 arcs in 200 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Support contains 119 out of 553 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 553/553 places, 1960/1960 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 529 transition count 1792
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 529 transition count 1792
Applied a total of 48 rules in 90 ms. Remains 529 /553 variables (removed 24) and now considering 1792/1960 (removed 168) transitions.
[2023-04-06 22:12:03] [INFO ] Flow matrix only has 833 transitions (discarded 959 similar events)
// Phase 1: matrix 833 rows 529 cols
[2023-04-06 22:12:03] [INFO ] Computed 22 invariants in 15 ms
[2023-04-06 22:12:04] [INFO ] Implicit Places using invariants in 333 ms returned []
[2023-04-06 22:12:04] [INFO ] Flow matrix only has 833 transitions (discarded 959 similar events)
[2023-04-06 22:12:04] [INFO ] Invariant cache hit.
[2023-04-06 22:12:04] [INFO ] State equation strengthened by 328 read => feed constraints.
[2023-04-06 22:12:05] [INFO ] Implicit Places using invariants and state equation in 977 ms returned []
Implicit Place search using SMT with State Equation took 1407 ms to find 0 implicit places.
[2023-04-06 22:12:05] [INFO ] Flow matrix only has 833 transitions (discarded 959 similar events)
[2023-04-06 22:12:05] [INFO ] Invariant cache hit.
[2023-04-06 22:12:05] [INFO ] Dead Transitions using invariants and state equation in 560 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 529/553 places, 1792/1960 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2059 ms. Remains : 529/553 places, 1792/1960 transitions.
Support contains 119 out of 529 places after structural reductions.
[2023-04-06 22:12:06] [INFO ] Flatten gal took : 124 ms
[2023-04-06 22:12:06] [INFO ] Flatten gal took : 92 ms
[2023-04-06 22:12:06] [INFO ] Input system was already deterministic with 1792 transitions.
Support contains 117 out of 529 places (down from 119) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 613 ms. (steps per millisecond=16 ) properties (out of 93) seen :15
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 78) seen :0
Running SMT prover for 78 properties.
[2023-04-06 22:12:07] [INFO ] Flow matrix only has 833 transitions (discarded 959 similar events)
[2023-04-06 22:12:07] [INFO ] Invariant cache hit.
[2023-04-06 22:12:08] [INFO ] After 761ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:78
[2023-04-06 22:12:08] [INFO ] [Nat]Absence check using 15 positive place invariants in 12 ms returned sat
[2023-04-06 22:12:08] [INFO ] [Nat]Absence check using 15 positive and 7 generalized place invariants in 5 ms returned sat
[2023-04-06 22:12:12] [INFO ] After 2701ms SMT Verify possible using state equation in natural domain returned unsat :5 sat :73
[2023-04-06 22:12:12] [INFO ] State equation strengthened by 328 read => feed constraints.
[2023-04-06 22:12:15] [INFO ] After 3231ms SMT Verify possible using 328 Read/Feed constraints in natural domain returned unsat :5 sat :73
[2023-04-06 22:12:15] [INFO ] Deduced a trap composed of 3 places in 225 ms of which 7 ms to minimize.
[2023-04-06 22:12:15] [INFO ] Deduced a trap composed of 3 places in 162 ms of which 1 ms to minimize.
[2023-04-06 22:12:16] [INFO ] Deduced a trap composed of 3 places in 116 ms of which 1 ms to minimize.
[2023-04-06 22:12:16] [INFO ] Deduced a trap composed of 42 places in 172 ms of which 2 ms to minimize.
[2023-04-06 22:12:16] [INFO ] Deduced a trap composed of 3 places in 147 ms of which 0 ms to minimize.
[2023-04-06 22:12:16] [INFO ] Deduced a trap composed of 20 places in 125 ms of which 0 ms to minimize.
[2023-04-06 22:12:16] [INFO ] Deduced a trap composed of 23 places in 90 ms of which 0 ms to minimize.
[2023-04-06 22:12:16] [INFO ] Deduced a trap composed of 4 places in 75 ms of which 1 ms to minimize.
[2023-04-06 22:12:16] [INFO ] Trap strengthening (SAT) tested/added 9/8 trap constraints in 1445 ms
[2023-04-06 22:12:16] [INFO ] Deduced a trap composed of 3 places in 47 ms of which 1 ms to minimize.
[2023-04-06 22:12:17] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 115 ms
[2023-04-06 22:12:17] [INFO ] Deduced a trap composed of 26 places in 155 ms of which 2 ms to minimize.
[2023-04-06 22:12:17] [INFO ] Deduced a trap composed of 38 places in 85 ms of which 0 ms to minimize.
[2023-04-06 22:12:17] [INFO ] Deduced a trap composed of 66 places in 73 ms of which 0 ms to minimize.
[2023-04-06 22:12:17] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 476 ms
[2023-04-06 22:12:17] [INFO ] Deduced a trap composed of 3 places in 86 ms of which 1 ms to minimize.
[2023-04-06 22:12:17] [INFO ] Deduced a trap composed of 64 places in 63 ms of which 0 ms to minimize.
[2023-04-06 22:12:17] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 255 ms
[2023-04-06 22:12:18] [INFO ] Deduced a trap composed of 41 places in 61 ms of which 0 ms to minimize.
[2023-04-06 22:12:18] [INFO ] Deduced a trap composed of 109 places in 150 ms of which 2 ms to minimize.
[2023-04-06 22:12:18] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 344 ms
[2023-04-06 22:12:18] [INFO ] Deduced a trap composed of 38 places in 77 ms of which 1 ms to minimize.
[2023-04-06 22:12:18] [INFO ] Deduced a trap composed of 3 places in 77 ms of which 1 ms to minimize.
[2023-04-06 22:12:18] [INFO ] Deduced a trap composed of 36 places in 53 ms of which 1 ms to minimize.
[2023-04-06 22:12:18] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 353 ms
[2023-04-06 22:12:18] [INFO ] Deduced a trap composed of 74 places in 67 ms of which 1 ms to minimize.
[2023-04-06 22:12:18] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 142 ms
[2023-04-06 22:12:19] [INFO ] Deduced a trap composed of 29 places in 66 ms of which 0 ms to minimize.
[2023-04-06 22:12:19] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 139 ms
[2023-04-06 22:12:19] [INFO ] Deduced a trap composed of 74 places in 67 ms of which 1 ms to minimize.
[2023-04-06 22:12:19] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 136 ms
[2023-04-06 22:12:20] [INFO ] Deduced a trap composed of 17 places in 63 ms of which 1 ms to minimize.
[2023-04-06 22:12:20] [INFO ] Deduced a trap composed of 29 places in 65 ms of which 0 ms to minimize.
[2023-04-06 22:12:20] [INFO ] Deduced a trap composed of 20 places in 60 ms of which 0 ms to minimize.
[2023-04-06 22:12:20] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 356 ms
[2023-04-06 22:12:21] [INFO ] Deduced a trap composed of 29 places in 125 ms of which 0 ms to minimize.
[2023-04-06 22:12:21] [INFO ] Deduced a trap composed of 26 places in 101 ms of which 1 ms to minimize.
[2023-04-06 22:12:21] [INFO ] Deduced a trap composed of 16 places in 99 ms of which 0 ms to minimize.
[2023-04-06 22:12:21] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 448 ms
[2023-04-06 22:12:22] [INFO ] Deduced a trap composed of 103 places in 172 ms of which 1 ms to minimize.
[2023-04-06 22:12:22] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 234 ms
[2023-04-06 22:12:23] [INFO ] Deduced a trap composed of 23 places in 66 ms of which 1 ms to minimize.
[2023-04-06 22:12:23] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 130 ms
[2023-04-06 22:12:23] [INFO ] Deduced a trap composed of 58 places in 71 ms of which 0 ms to minimize.
[2023-04-06 22:12:23] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 133 ms
[2023-04-06 22:12:24] [INFO ] Deduced a trap composed of 63 places in 150 ms of which 1 ms to minimize.
[2023-04-06 22:12:24] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 216 ms
[2023-04-06 22:12:24] [INFO ] Deduced a trap composed of 32 places in 65 ms of which 0 ms to minimize.
[2023-04-06 22:12:24] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 137 ms
[2023-04-06 22:12:24] [INFO ] After 12654ms SMT Verify possible using trap constraints in natural domain returned unsat :6 sat :72
Attempting to minimize the solution found.
Minimization took 3577 ms.
[2023-04-06 22:12:28] [INFO ] After 20218ms SMT Verify possible using all constraints in natural domain returned unsat :6 sat :72
Fused 78 Parikh solutions to 72 different solutions.
Parikh walk visited 0 properties in 3291 ms.
Support contains 89 out of 529 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 529 transition count 1786
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 12 place count 523 transition count 1786
Performed 139 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 139 Pre rules applied. Total rules applied 12 place count 523 transition count 1647
Deduced a syphon composed of 139 places in 2 ms
Reduce places removed 139 places and 0 transitions.
Iterating global reduction 2 with 278 rules applied. Total rules applied 290 place count 384 transition count 1647
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 293 place count 381 transition count 1626
Iterating global reduction 2 with 3 rules applied. Total rules applied 296 place count 381 transition count 1626
Performed 40 Post agglomeration using F-continuation condition.Transition count delta: 40
Deduced a syphon composed of 40 places in 4 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 2 with 80 rules applied. Total rules applied 376 place count 341 transition count 1586
Applied a total of 376 rules in 159 ms. Remains 341 /529 variables (removed 188) and now considering 1586/1792 (removed 206) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 159 ms. Remains : 341/529 places, 1586/1792 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 288 ms. (steps per millisecond=34 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 72) seen :0
Interrupted probabilistic random walk after 156408 steps, run timeout after 3001 ms. (steps per millisecond=52 ) properties seen :{8=1, 13=1, 15=1, 17=1, 23=1, 30=1, 33=1, 34=1, 38=1, 41=1, 42=1, 43=1, 51=1, 53=1, 55=1, 62=1, 64=1, 66=1, 68=1, 70=1, 71=1}
Probabilistic random walk after 156408 steps, saw 97063 distinct states, run finished after 3002 ms. (steps per millisecond=52 ) properties seen :21
Running SMT prover for 51 properties.
[2023-04-06 22:12:35] [INFO ] Flow matrix only has 627 transitions (discarded 959 similar events)
// Phase 1: matrix 627 rows 341 cols
[2023-04-06 22:12:35] [INFO ] Computed 22 invariants in 4 ms
[2023-04-06 22:12:35] [INFO ] After 384ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:51
[2023-04-06 22:12:36] [INFO ] [Nat]Absence check using 15 positive place invariants in 7 ms returned sat
[2023-04-06 22:12:36] [INFO ] [Nat]Absence check using 15 positive and 7 generalized place invariants in 2 ms returned sat
[2023-04-06 22:12:37] [INFO ] After 1188ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :51
[2023-04-06 22:12:37] [INFO ] State equation strengthened by 310 read => feed constraints.
[2023-04-06 22:12:39] [INFO ] After 1514ms SMT Verify possible using 310 Read/Feed constraints in natural domain returned unsat :0 sat :51
[2023-04-06 22:12:39] [INFO ] Deduced a trap composed of 3 places in 127 ms of which 1 ms to minimize.
[2023-04-06 22:12:39] [INFO ] Deduced a trap composed of 3 places in 126 ms of which 0 ms to minimize.
[2023-04-06 22:12:39] [INFO ] Deduced a trap composed of 3 places in 110 ms of which 0 ms to minimize.
[2023-04-06 22:12:39] [INFO ] Deduced a trap composed of 26 places in 95 ms of which 0 ms to minimize.
[2023-04-06 22:12:39] [INFO ] Deduced a trap composed of 54 places in 79 ms of which 1 ms to minimize.
[2023-04-06 22:12:39] [INFO ] Deduced a trap composed of 25 places in 81 ms of which 1 ms to minimize.
[2023-04-06 22:12:39] [INFO ] Deduced a trap composed of 29 places in 78 ms of which 0 ms to minimize.
[2023-04-06 22:12:40] [INFO ] Deduced a trap composed of 21 places in 59 ms of which 0 ms to minimize.
[2023-04-06 22:12:40] [INFO ] Trap strengthening (SAT) tested/added 9/8 trap constraints in 963 ms
[2023-04-06 22:12:40] [INFO ] Deduced a trap composed of 3 places in 45 ms of which 0 ms to minimize.
[2023-04-06 22:12:40] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 87 ms
[2023-04-06 22:12:40] [INFO ] Deduced a trap composed of 4 places in 63 ms of which 1 ms to minimize.
[2023-04-06 22:12:40] [INFO ] Deduced a trap composed of 3 places in 47 ms of which 0 ms to minimize.
[2023-04-06 22:12:40] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 180 ms
[2023-04-06 22:12:40] [INFO ] Deduced a trap composed of 16 places in 59 ms of which 1 ms to minimize.
[2023-04-06 22:12:40] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 114 ms
[2023-04-06 22:12:40] [INFO ] Deduced a trap composed of 3 places in 43 ms of which 0 ms to minimize.
[2023-04-06 22:12:40] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 97 ms
[2023-04-06 22:12:40] [INFO ] Deduced a trap composed of 24 places in 54 ms of which 0 ms to minimize.
[2023-04-06 22:12:40] [INFO ] Deduced a trap composed of 28 places in 43 ms of which 0 ms to minimize.
[2023-04-06 22:12:40] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 165 ms
[2023-04-06 22:12:41] [INFO ] Deduced a trap composed of 32 places in 53 ms of which 1 ms to minimize.
[2023-04-06 22:12:41] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 102 ms
[2023-04-06 22:12:41] [INFO ] Deduced a trap composed of 3 places in 62 ms of which 1 ms to minimize.
[2023-04-06 22:12:41] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 102 ms
[2023-04-06 22:12:41] [INFO ] Deduced a trap composed of 16 places in 70 ms of which 0 ms to minimize.
[2023-04-06 22:12:41] [INFO ] Deduced a trap composed of 23 places in 65 ms of which 1 ms to minimize.
[2023-04-06 22:12:41] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 198 ms
[2023-04-06 22:12:41] [INFO ] Deduced a trap composed of 17 places in 58 ms of which 1 ms to minimize.
[2023-04-06 22:12:41] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 100 ms
[2023-04-06 22:12:41] [INFO ] Deduced a trap composed of 22 places in 52 ms of which 0 ms to minimize.
[2023-04-06 22:12:41] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 91 ms
[2023-04-06 22:12:41] [INFO ] Deduced a trap composed of 20 places in 46 ms of which 0 ms to minimize.
[2023-04-06 22:12:41] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 90 ms
[2023-04-06 22:12:42] [INFO ] Deduced a trap composed of 11 places in 67 ms of which 3 ms to minimize.
[2023-04-06 22:12:42] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 113 ms
[2023-04-06 22:12:42] [INFO ] Deduced a trap composed of 42 places in 45 ms of which 0 ms to minimize.
[2023-04-06 22:12:42] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 97 ms
[2023-04-06 22:12:42] [INFO ] Deduced a trap composed of 41 places in 49 ms of which 0 ms to minimize.
[2023-04-06 22:12:42] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 103 ms
[2023-04-06 22:12:42] [INFO ] Deduced a trap composed of 23 places in 100 ms of which 1 ms to minimize.
[2023-04-06 22:12:42] [INFO ] Deduced a trap composed of 13 places in 111 ms of which 1 ms to minimize.
[2023-04-06 22:12:42] [INFO ] Deduced a trap composed of 15 places in 94 ms of which 0 ms to minimize.
[2023-04-06 22:12:42] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 388 ms
[2023-04-06 22:12:43] [INFO ] Deduced a trap composed of 92 places in 141 ms of which 1 ms to minimize.
[2023-04-06 22:12:43] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 180 ms
[2023-04-06 22:12:44] [INFO ] Deduced a trap composed of 21 places in 60 ms of which 0 ms to minimize.
[2023-04-06 22:12:44] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 103 ms
[2023-04-06 22:12:44] [INFO ] After 6917ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :51
Attempting to minimize the solution found.
Minimization took 1572 ms.
[2023-04-06 22:12:46] [INFO ] After 10291ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :51
Parikh walk visited 0 properties in 348 ms.
Support contains 70 out of 341 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 341/341 places, 1586/1586 transitions.
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 9 Pre rules applied. Total rules applied 0 place count 341 transition count 1577
Deduced a syphon composed of 9 places in 3 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 0 with 18 rules applied. Total rules applied 18 place count 332 transition count 1577
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 26 place count 324 transition count 1521
Iterating global reduction 0 with 8 rules applied. Total rules applied 34 place count 324 transition count 1521
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 3 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 36 place count 323 transition count 1520
Applied a total of 36 rules in 69 ms. Remains 323 /341 variables (removed 18) and now considering 1520/1586 (removed 66) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 70 ms. Remains : 323/341 places, 1520/1586 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 276 ms. (steps per millisecond=36 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 51) seen :0
Interrupted probabilistic random walk after 212840 steps, run timeout after 3001 ms. (steps per millisecond=70 ) properties seen :{17=1, 23=1, 32=1, 41=1, 47=1}
Probabilistic random walk after 212840 steps, saw 117051 distinct states, run finished after 3001 ms. (steps per millisecond=70 ) properties seen :5
Running SMT prover for 46 properties.
[2023-04-06 22:12:49] [INFO ] Flow matrix only has 561 transitions (discarded 959 similar events)
// Phase 1: matrix 561 rows 323 cols
[2023-04-06 22:12:49] [INFO ] Computed 22 invariants in 7 ms
[2023-04-06 22:12:50] [INFO ] After 290ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:46
[2023-04-06 22:12:50] [INFO ] [Nat]Absence check using 15 positive place invariants in 14 ms returned sat
[2023-04-06 22:12:50] [INFO ] [Nat]Absence check using 15 positive and 7 generalized place invariants in 3 ms returned sat
[2023-04-06 22:12:51] [INFO ] After 1001ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :46
[2023-04-06 22:12:51] [INFO ] State equation strengthened by 262 read => feed constraints.
[2023-04-06 22:12:53] [INFO ] After 1240ms SMT Verify possible using 262 Read/Feed constraints in natural domain returned unsat :0 sat :46
[2023-04-06 22:12:53] [INFO ] Deduced a trap composed of 3 places in 102 ms of which 0 ms to minimize.
[2023-04-06 22:12:53] [INFO ] Deduced a trap composed of 3 places in 79 ms of which 0 ms to minimize.
[2023-04-06 22:12:53] [INFO ] Deduced a trap composed of 3 places in 66 ms of which 0 ms to minimize.
[2023-04-06 22:12:53] [INFO ] Deduced a trap composed of 4 places in 53 ms of which 0 ms to minimize.
[2023-04-06 22:12:53] [INFO ] Deduced a trap composed of 3 places in 35 ms of which 0 ms to minimize.
[2023-04-06 22:12:53] [INFO ] Trap strengthening (SAT) tested/added 6/5 trap constraints in 476 ms
[2023-04-06 22:12:53] [INFO ] Deduced a trap composed of 13 places in 51 ms of which 0 ms to minimize.
[2023-04-06 22:12:53] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 93 ms
[2023-04-06 22:12:53] [INFO ] Deduced a trap composed of 23 places in 54 ms of which 1 ms to minimize.
[2023-04-06 22:12:53] [INFO ] Deduced a trap composed of 6 places in 55 ms of which 0 ms to minimize.
[2023-04-06 22:12:53] [INFO ] Deduced a trap composed of 3 places in 57 ms of which 0 ms to minimize.
[2023-04-06 22:12:53] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 262 ms
[2023-04-06 22:12:54] [INFO ] Deduced a trap composed of 26 places in 82 ms of which 1 ms to minimize.
[2023-04-06 22:12:54] [INFO ] Deduced a trap composed of 28 places in 68 ms of which 0 ms to minimize.
[2023-04-06 22:12:54] [INFO ] Deduced a trap composed of 19 places in 45 ms of which 0 ms to minimize.
[2023-04-06 22:12:54] [INFO ] Deduced a trap composed of 31 places in 69 ms of which 0 ms to minimize.
[2023-04-06 22:12:54] [INFO ] Deduced a trap composed of 27 places in 70 ms of which 0 ms to minimize.
[2023-04-06 22:12:54] [INFO ] Deduced a trap composed of 23 places in 50 ms of which 0 ms to minimize.
[2023-04-06 22:12:54] [INFO ] Trap strengthening (SAT) tested/added 7/6 trap constraints in 534 ms
[2023-04-06 22:12:54] [INFO ] Deduced a trap composed of 24 places in 67 ms of which 3 ms to minimize.
[2023-04-06 22:12:54] [INFO ] Deduced a trap composed of 3 places in 69 ms of which 0 ms to minimize.
[2023-04-06 22:12:54] [INFO ] Deduced a trap composed of 30 places in 47 ms of which 0 ms to minimize.
[2023-04-06 22:12:54] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 271 ms
[2023-04-06 22:12:55] [INFO ] Deduced a trap composed of 22 places in 84 ms of which 0 ms to minimize.
[2023-04-06 22:12:55] [INFO ] Deduced a trap composed of 24 places in 84 ms of which 0 ms to minimize.
[2023-04-06 22:12:55] [INFO ] Deduced a trap composed of 15 places in 80 ms of which 0 ms to minimize.
[2023-04-06 22:12:55] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 326 ms
[2023-04-06 22:12:55] [INFO ] Deduced a trap composed of 15 places in 117 ms of which 0 ms to minimize.
[2023-04-06 22:12:55] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 163 ms
[2023-04-06 22:12:55] [INFO ] Deduced a trap composed of 40 places in 45 ms of which 0 ms to minimize.
[2023-04-06 22:12:55] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 91 ms
[2023-04-06 22:12:55] [INFO ] Deduced a trap composed of 17 places in 46 ms of which 0 ms to minimize.
[2023-04-06 22:12:55] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 90 ms
[2023-04-06 22:12:56] [INFO ] Deduced a trap composed of 15 places in 52 ms of which 1 ms to minimize.
[2023-04-06 22:12:56] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 96 ms
[2023-04-06 22:12:56] [INFO ] Deduced a trap composed of 21 places in 56 ms of which 0 ms to minimize.
[2023-04-06 22:12:56] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 101 ms
[2023-04-06 22:12:56] [INFO ] Deduced a trap composed of 11 places in 83 ms of which 0 ms to minimize.
[2023-04-06 22:12:56] [INFO ] Deduced a trap composed of 71 places in 134 ms of which 0 ms to minimize.
[2023-04-06 22:12:56] [INFO ] Deduced a trap composed of 65 places in 151 ms of which 1 ms to minimize.
[2023-04-06 22:12:56] [INFO ] Deduced a trap composed of 54 places in 143 ms of which 1 ms to minimize.
[2023-04-06 22:12:56] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 611 ms
[2023-04-06 22:12:57] [INFO ] After 6198ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :46
Attempting to minimize the solution found.
Minimization took 1271 ms.
[2023-04-06 22:12:59] [INFO ] After 8974ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :46
Parikh walk visited 0 properties in 183 ms.
Support contains 65 out of 323 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 323/323 places, 1520/1520 transitions.
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 2 Pre rules applied. Total rules applied 0 place count 323 transition count 1518
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 321 transition count 1518
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 5 place count 320 transition count 1511
Iterating global reduction 0 with 1 rules applied. Total rules applied 6 place count 320 transition count 1511
Applied a total of 6 rules in 54 ms. Remains 320 /323 variables (removed 3) and now considering 1511/1520 (removed 9) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 54 ms. Remains : 320/323 places, 1511/1520 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 206 ms. (steps per millisecond=48 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Interrupted probabilistic random walk after 176624 steps, run timeout after 3001 ms. (steps per millisecond=58 ) properties seen :{}
Probabilistic random walk after 176624 steps, saw 99801 distinct states, run finished after 3002 ms. (steps per millisecond=58 ) properties seen :0
Running SMT prover for 46 properties.
[2023-04-06 22:13:02] [INFO ] Flow matrix only has 552 transitions (discarded 959 similar events)
// Phase 1: matrix 552 rows 320 cols
[2023-04-06 22:13:02] [INFO ] Computed 22 invariants in 2 ms
[2023-04-06 22:13:03] [INFO ] After 256ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:46
[2023-04-06 22:13:03] [INFO ] [Nat]Absence check using 15 positive place invariants in 5 ms returned sat
[2023-04-06 22:13:03] [INFO ] [Nat]Absence check using 15 positive and 7 generalized place invariants in 3 ms returned sat
[2023-04-06 22:13:04] [INFO ] After 1010ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :46
[2023-04-06 22:13:04] [INFO ] State equation strengthened by 256 read => feed constraints.
[2023-04-06 22:13:05] [INFO ] After 1251ms SMT Verify possible using 256 Read/Feed constraints in natural domain returned unsat :0 sat :46
[2023-04-06 22:13:06] [INFO ] Deduced a trap composed of 3 places in 43 ms of which 0 ms to minimize.
[2023-04-06 22:13:06] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 91 ms
[2023-04-06 22:13:06] [INFO ] Deduced a trap composed of 3 places in 60 ms of which 0 ms to minimize.
[2023-04-06 22:13:06] [INFO ] Deduced a trap composed of 3 places in 45 ms of which 0 ms to minimize.
[2023-04-06 22:13:06] [INFO ] Deduced a trap composed of 3 places in 62 ms of which 0 ms to minimize.
[2023-04-06 22:13:06] [INFO ] Deduced a trap composed of 11 places in 48 ms of which 0 ms to minimize.
[2023-04-06 22:13:06] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 323 ms
[2023-04-06 22:13:06] [INFO ] Deduced a trap composed of 3 places in 42 ms of which 0 ms to minimize.
[2023-04-06 22:13:06] [INFO ] Deduced a trap composed of 13 places in 45 ms of which 0 ms to minimize.
[2023-04-06 22:13:06] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 167 ms
[2023-04-06 22:13:06] [INFO ] Deduced a trap composed of 6 places in 55 ms of which 0 ms to minimize.
[2023-04-06 22:13:06] [INFO ] Deduced a trap composed of 23 places in 51 ms of which 1 ms to minimize.
[2023-04-06 22:13:06] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 184 ms
[2023-04-06 22:13:06] [INFO ] Deduced a trap composed of 19 places in 52 ms of which 0 ms to minimize.
[2023-04-06 22:13:06] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 96 ms
[2023-04-06 22:13:07] [INFO ] Deduced a trap composed of 21 places in 64 ms of which 0 ms to minimize.
[2023-04-06 22:13:07] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 105 ms
[2023-04-06 22:13:07] [INFO ] Deduced a trap composed of 35 places in 69 ms of which 1 ms to minimize.
[2023-04-06 22:13:07] [INFO ] Deduced a trap composed of 23 places in 54 ms of which 0 ms to minimize.
[2023-04-06 22:13:07] [INFO ] Deduced a trap composed of 35 places in 56 ms of which 1 ms to minimize.
[2023-04-06 22:13:07] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 279 ms
[2023-04-06 22:13:07] [INFO ] Deduced a trap composed of 3 places in 44 ms of which 0 ms to minimize.
[2023-04-06 22:13:07] [INFO ] Deduced a trap composed of 23 places in 54 ms of which 0 ms to minimize.
[2023-04-06 22:13:07] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 174 ms
[2023-04-06 22:13:07] [INFO ] Deduced a trap composed of 29 places in 50 ms of which 1 ms to minimize.
[2023-04-06 22:13:07] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 100 ms
[2023-04-06 22:13:07] [INFO ] Deduced a trap composed of 31 places in 51 ms of which 0 ms to minimize.
[2023-04-06 22:13:07] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 92 ms
[2023-04-06 22:13:08] [INFO ] Deduced a trap composed of 15 places in 60 ms of which 0 ms to minimize.
[2023-04-06 22:13:08] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 103 ms
[2023-04-06 22:13:08] [INFO ] Deduced a trap composed of 21 places in 55 ms of which 0 ms to minimize.
[2023-04-06 22:13:08] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 101 ms
[2023-04-06 22:13:08] [INFO ] Deduced a trap composed of 27 places in 57 ms of which 0 ms to minimize.
[2023-04-06 22:13:08] [INFO ] Deduced a trap composed of 26 places in 56 ms of which 0 ms to minimize.
[2023-04-06 22:13:08] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 182 ms
[2023-04-06 22:13:08] [INFO ] Deduced a trap composed of 17 places in 68 ms of which 0 ms to minimize.
[2023-04-06 22:13:08] [INFO ] Deduced a trap composed of 19 places in 47 ms of which 0 ms to minimize.
[2023-04-06 22:13:08] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 185 ms
[2023-04-06 22:13:08] [INFO ] Deduced a trap composed of 35 places in 51 ms of which 0 ms to minimize.
[2023-04-06 22:13:08] [INFO ] Deduced a trap composed of 15 places in 52 ms of which 0 ms to minimize.
[2023-04-06 22:13:09] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 170 ms
[2023-04-06 22:13:09] [INFO ] Deduced a trap composed of 34 places in 68 ms of which 0 ms to minimize.
[2023-04-06 22:13:09] [INFO ] Deduced a trap composed of 3 places in 38 ms of which 0 ms to minimize.
[2023-04-06 22:13:09] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 173 ms
[2023-04-06 22:13:10] [INFO ] After 5608ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :46
Attempting to minimize the solution found.
Minimization took 1348 ms.
[2023-04-06 22:13:11] [INFO ] After 8469ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :46
Parikh walk visited 0 properties in 240 ms.
Support contains 65 out of 320 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 320/320 places, 1511/1511 transitions.
Applied a total of 0 rules in 33 ms. Remains 320 /320 variables (removed 0) and now considering 1511/1511 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 33 ms. Remains : 320/320 places, 1511/1511 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 320/320 places, 1511/1511 transitions.
Applied a total of 0 rules in 32 ms. Remains 320 /320 variables (removed 0) and now considering 1511/1511 (removed 0) transitions.
[2023-04-06 22:13:12] [INFO ] Flow matrix only has 552 transitions (discarded 959 similar events)
[2023-04-06 22:13:12] [INFO ] Invariant cache hit.
[2023-04-06 22:13:12] [INFO ] Implicit Places using invariants in 138 ms returned []
[2023-04-06 22:13:12] [INFO ] Flow matrix only has 552 transitions (discarded 959 similar events)
[2023-04-06 22:13:12] [INFO ] Invariant cache hit.
[2023-04-06 22:13:12] [INFO ] State equation strengthened by 256 read => feed constraints.
[2023-04-06 22:13:12] [INFO ] Implicit Places using invariants and state equation in 764 ms returned []
Implicit Place search using SMT with State Equation took 904 ms to find 0 implicit places.
[2023-04-06 22:13:12] [INFO ] Redundant transitions in 87 ms returned []
[2023-04-06 22:13:12] [INFO ] Flow matrix only has 552 transitions (discarded 959 similar events)
[2023-04-06 22:13:13] [INFO ] Invariant cache hit.
[2023-04-06 22:13:13] [INFO ] Dead Transitions using invariants and state equation in 471 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1502 ms. Remains : 320/320 places, 1511/1511 transitions.
Graph (trivial) has 818 edges and 320 vertex of which 46 / 320 are part of one of the 7 SCC in 4 ms
Free SCC test removed 39 places
Drop transitions removed 142 transitions
Ensure Unique test removed 956 transitions
Reduce isomorphic transitions removed 1098 transitions.
Drop transitions removed 36 transitions
Trivial Post-agglo rules discarded 36 transitions
Performed 36 trivial Post agglomeration. Transition count delta: 36
Iterating post reduction 0 with 36 rules applied. Total rules applied 37 place count 281 transition count 377
Reduce places removed 36 places and 0 transitions.
Iterating post reduction 1 with 36 rules applied. Total rules applied 73 place count 245 transition count 377
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 12 Pre rules applied. Total rules applied 73 place count 245 transition count 365
Deduced a syphon composed of 12 places in 1 ms
Ensure Unique test removed 4 places
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 2 with 28 rules applied. Total rules applied 101 place count 229 transition count 365
Performed 55 Post agglomeration using F-continuation condition.Transition count delta: 55
Deduced a syphon composed of 55 places in 0 ms
Reduce places removed 55 places and 0 transitions.
Iterating global reduction 2 with 110 rules applied. Total rules applied 211 place count 174 transition count 310
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 218 place count 174 transition count 303
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -16
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 222 place count 172 transition count 319
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 225 place count 172 transition count 316
Drop transitions removed 27 transitions
Redundant transition composition rules discarded 27 transitions
Iterating global reduction 4 with 27 rules applied. Total rules applied 252 place count 172 transition count 289
Free-agglomeration rule applied 67 times.
Iterating global reduction 4 with 67 rules applied. Total rules applied 319 place count 172 transition count 222
Reduce places removed 67 places and 0 transitions.
Iterating post reduction 4 with 67 rules applied. Total rules applied 386 place count 105 transition count 222
Partial Free-agglomeration rule applied 8 times.
Drop transitions removed 8 transitions
Iterating global reduction 5 with 8 rules applied. Total rules applied 394 place count 105 transition count 222
Applied a total of 394 rules in 39 ms. Remains 105 /320 variables (removed 215) and now considering 222/1511 (removed 1289) transitions.
Running SMT prover for 46 properties.
// Phase 1: matrix 222 rows 105 cols
[2023-04-06 22:13:13] [INFO ] Computed 18 invariants in 3 ms
[2023-04-06 22:13:13] [INFO ] After 118ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:46
[2023-04-06 22:13:13] [INFO ] [Nat]Absence check using 15 positive place invariants in 3 ms returned sat
[2023-04-06 22:13:13] [INFO ] [Nat]Absence check using 15 positive and 3 generalized place invariants in 3 ms returned sat
[2023-04-06 22:13:14] [INFO ] After 410ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :46
[2023-04-06 22:13:14] [INFO ] Deduced a trap composed of 5 places in 38 ms of which 1 ms to minimize.
[2023-04-06 22:13:14] [INFO ] Deduced a trap composed of 3 places in 25 ms of which 0 ms to minimize.
[2023-04-06 22:13:14] [INFO ] Deduced a trap composed of 3 places in 27 ms of which 1 ms to minimize.
[2023-04-06 22:13:14] [INFO ] Deduced a trap composed of 3 places in 24 ms of which 0 ms to minimize.
[2023-04-06 22:13:14] [INFO ] Deduced a trap composed of 3 places in 23 ms of which 1 ms to minimize.
[2023-04-06 22:13:14] [INFO ] Deduced a trap composed of 3 places in 15 ms of which 1 ms to minimize.
[2023-04-06 22:13:14] [INFO ] Trap strengthening (SAT) tested/added 7/6 trap constraints in 215 ms
[2023-04-06 22:13:14] [INFO ] Deduced a trap composed of 3 places in 24 ms of which 1 ms to minimize.
[2023-04-06 22:13:14] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 41 ms
[2023-04-06 22:13:15] [INFO ] After 1246ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :46
Attempting to minimize the solution found.
Minimization took 382 ms.
[2023-04-06 22:13:15] [INFO ] After 1832ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :46
Successfully simplified 6 atomic propositions for a total of 16 simplifications.
FORMULA EisenbergMcGuire-PT-07-CTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-04-06 22:13:15] [INFO ] Flatten gal took : 55 ms
[2023-04-06 22:13:15] [INFO ] Flatten gal took : 63 ms
[2023-04-06 22:13:15] [INFO ] Input system was already deterministic with 1792 transitions.
Support contains 86 out of 529 places (down from 89) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 529 transition count 1785
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 14 place count 522 transition count 1785
Performed 154 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 154 Pre rules applied. Total rules applied 14 place count 522 transition count 1631
Deduced a syphon composed of 154 places in 1 ms
Reduce places removed 154 places and 0 transitions.
Iterating global reduction 2 with 308 rules applied. Total rules applied 322 place count 368 transition count 1631
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 340 place count 350 transition count 1505
Iterating global reduction 2 with 18 rules applied. Total rules applied 358 place count 350 transition count 1505
Performed 42 Post agglomeration using F-continuation condition.Transition count delta: 42
Deduced a syphon composed of 42 places in 0 ms
Reduce places removed 42 places and 0 transitions.
Iterating global reduction 2 with 84 rules applied. Total rules applied 442 place count 308 transition count 1463
Applied a total of 442 rules in 122 ms. Remains 308 /529 variables (removed 221) and now considering 1463/1792 (removed 329) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 122 ms. Remains : 308/529 places, 1463/1792 transitions.
[2023-04-06 22:13:15] [INFO ] Flatten gal took : 38 ms
[2023-04-06 22:13:15] [INFO ] Flatten gal took : 43 ms
[2023-04-06 22:13:16] [INFO ] Input system was already deterministic with 1463 transitions.
Starting structural reductions in LTL mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 512 transition count 1673
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 512 transition count 1673
Applied a total of 34 rules in 25 ms. Remains 512 /529 variables (removed 17) and now considering 1673/1792 (removed 119) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 27 ms. Remains : 512/529 places, 1673/1792 transitions.
[2023-04-06 22:13:16] [INFO ] Flatten gal took : 41 ms
[2023-04-06 22:13:16] [INFO ] Flatten gal took : 46 ms
[2023-04-06 22:13:16] [INFO ] Input system was already deterministic with 1673 transitions.
Starting structural reductions in LTL mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 513 transition count 1680
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 513 transition count 1680
Applied a total of 32 rules in 28 ms. Remains 513 /529 variables (removed 16) and now considering 1680/1792 (removed 112) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 513/529 places, 1680/1792 transitions.
[2023-04-06 22:13:16] [INFO ] Flatten gal took : 40 ms
[2023-04-06 22:13:16] [INFO ] Flatten gal took : 45 ms
[2023-04-06 22:13:16] [INFO ] Input system was already deterministic with 1680 transitions.
Starting structural reductions in LTL mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 513 transition count 1680
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 513 transition count 1680
Applied a total of 32 rules in 28 ms. Remains 513 /529 variables (removed 16) and now considering 1680/1792 (removed 112) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 513/529 places, 1680/1792 transitions.
[2023-04-06 22:13:16] [INFO ] Flatten gal took : 55 ms
[2023-04-06 22:13:16] [INFO ] Flatten gal took : 41 ms
[2023-04-06 22:13:16] [INFO ] Input system was already deterministic with 1680 transitions.
Starting structural reductions in LTL mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 511 transition count 1666
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 511 transition count 1666
Applied a total of 36 rules in 20 ms. Remains 511 /529 variables (removed 18) and now considering 1666/1792 (removed 126) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 511/529 places, 1666/1792 transitions.
[2023-04-06 22:13:16] [INFO ] Flatten gal took : 34 ms
[2023-04-06 22:13:16] [INFO ] Flatten gal took : 37 ms
[2023-04-06 22:13:16] [INFO ] Input system was already deterministic with 1666 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 529 transition count 1785
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 14 place count 522 transition count 1785
Performed 154 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 154 Pre rules applied. Total rules applied 14 place count 522 transition count 1631
Deduced a syphon composed of 154 places in 1 ms
Reduce places removed 154 places and 0 transitions.
Iterating global reduction 2 with 308 rules applied. Total rules applied 322 place count 368 transition count 1631
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 339 place count 351 transition count 1512
Iterating global reduction 2 with 17 rules applied. Total rules applied 356 place count 351 transition count 1512
Performed 42 Post agglomeration using F-continuation condition.Transition count delta: 42
Deduced a syphon composed of 42 places in 1 ms
Reduce places removed 42 places and 0 transitions.
Iterating global reduction 2 with 84 rules applied. Total rules applied 440 place count 309 transition count 1470
Applied a total of 440 rules in 73 ms. Remains 309 /529 variables (removed 220) and now considering 1470/1792 (removed 322) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 74 ms. Remains : 309/529 places, 1470/1792 transitions.
[2023-04-06 22:13:17] [INFO ] Flatten gal took : 30 ms
[2023-04-06 22:13:17] [INFO ] Flatten gal took : 35 ms
[2023-04-06 22:13:17] [INFO ] Input system was already deterministic with 1470 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 1) seen :0
Finished probabilistic random walk after 77885 steps, run visited all 1 properties in 408 ms. (steps per millisecond=190 )
Probabilistic random walk after 77885 steps, saw 46209 distinct states, run finished after 409 ms. (steps per millisecond=190 ) properties seen :1
FORMULA EisenbergMcGuire-PT-07-CTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Parikh walk visited 0 properties in 0 ms.
Starting structural reductions in SI_CTL mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 529 transition count 1785
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 14 place count 522 transition count 1785
Performed 154 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 154 Pre rules applied. Total rules applied 14 place count 522 transition count 1631
Deduced a syphon composed of 154 places in 1 ms
Reduce places removed 154 places and 0 transitions.
Iterating global reduction 2 with 308 rules applied. Total rules applied 322 place count 368 transition count 1631
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 340 place count 350 transition count 1505
Iterating global reduction 2 with 18 rules applied. Total rules applied 358 place count 350 transition count 1505
Performed 42 Post agglomeration using F-continuation condition.Transition count delta: 42
Deduced a syphon composed of 42 places in 1 ms
Reduce places removed 42 places and 0 transitions.
Iterating global reduction 2 with 84 rules applied. Total rules applied 442 place count 308 transition count 1463
Applied a total of 442 rules in 73 ms. Remains 308 /529 variables (removed 221) and now considering 1463/1792 (removed 329) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 74 ms. Remains : 308/529 places, 1463/1792 transitions.
[2023-04-06 22:13:17] [INFO ] Flatten gal took : 30 ms
[2023-04-06 22:13:17] [INFO ] Flatten gal took : 33 ms
[2023-04-06 22:13:17] [INFO ] Input system was already deterministic with 1463 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=1666 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 618888 steps, run timeout after 3001 ms. (steps per millisecond=206 ) properties seen :{}
Probabilistic random walk after 618888 steps, saw 229146 distinct states, run finished after 3001 ms. (steps per millisecond=206 ) properties seen :0
Running SMT prover for 1 properties.
[2023-04-06 22:13:20] [INFO ] Flow matrix only has 504 transitions (discarded 959 similar events)
// Phase 1: matrix 504 rows 308 cols
[2023-04-06 22:13:20] [INFO ] Computed 22 invariants in 20 ms
[2023-04-06 22:13:20] [INFO ] [Real]Absence check using 15 positive place invariants in 5 ms returned sat
[2023-04-06 22:13:20] [INFO ] [Real]Absence check using 15 positive and 7 generalized place invariants in 3 ms returned sat
[2023-04-06 22:13:21] [INFO ] After 182ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-04-06 22:13:21] [INFO ] [Nat]Absence check using 15 positive place invariants in 5 ms returned sat
[2023-04-06 22:13:21] [INFO ] [Nat]Absence check using 15 positive and 7 generalized place invariants in 2 ms returned sat
[2023-04-06 22:13:21] [INFO ] After 118ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:21] [INFO ] State equation strengthened by 220 read => feed constraints.
[2023-04-06 22:13:21] [INFO ] After 61ms SMT Verify possible using 220 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:21] [INFO ] Deduced a trap composed of 10 places in 98 ms of which 0 ms to minimize.
[2023-04-06 22:13:21] [INFO ] Deduced a trap composed of 3 places in 82 ms of which 0 ms to minimize.
[2023-04-06 22:13:21] [INFO ] Deduced a trap composed of 9 places in 71 ms of which 1 ms to minimize.
[2023-04-06 22:13:21] [INFO ] Deduced a trap composed of 5 places in 53 ms of which 1 ms to minimize.
[2023-04-06 22:13:21] [INFO ] Deduced a trap composed of 3 places in 42 ms of which 0 ms to minimize.
[2023-04-06 22:13:21] [INFO ] Deduced a trap composed of 3 places in 27 ms of which 0 ms to minimize.
[2023-04-06 22:13:21] [INFO ] Trap strengthening (SAT) tested/added 7/6 trap constraints in 524 ms
[2023-04-06 22:13:21] [INFO ] After 612ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 31 ms.
[2023-04-06 22:13:21] [INFO ] After 824ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 14 ms.
Support contains 3 out of 308 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 308/308 places, 1463/1463 transitions.
Applied a total of 0 rules in 33 ms. Remains 308 /308 variables (removed 0) and now considering 1463/1463 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 34 ms. Remains : 308/308 places, 1463/1463 transitions.
Incomplete random walk after 100000 steps, including 2 resets, run finished after 317 ms. (steps per millisecond=315 ) properties (out of 3) seen :2
Running SMT prover for 1 properties.
[2023-04-06 22:13:22] [INFO ] Flow matrix only has 504 transitions (discarded 959 similar events)
[2023-04-06 22:13:22] [INFO ] Invariant cache hit.
[2023-04-06 22:13:22] [INFO ] [Real]Absence check using 15 positive place invariants in 5 ms returned sat
[2023-04-06 22:13:22] [INFO ] [Real]Absence check using 15 positive and 7 generalized place invariants in 3 ms returned sat
[2023-04-06 22:13:22] [INFO ] After 93ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-04-06 22:13:22] [INFO ] State equation strengthened by 220 read => feed constraints.
[2023-04-06 22:13:22] [INFO ] After 25ms SMT Verify possible using 220 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-04-06 22:13:22] [INFO ] After 66ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-04-06 22:13:22] [INFO ] After 225ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-04-06 22:13:22] [INFO ] [Nat]Absence check using 15 positive place invariants in 5 ms returned sat
[2023-04-06 22:13:22] [INFO ] [Nat]Absence check using 15 positive and 7 generalized place invariants in 3 ms returned sat
[2023-04-06 22:13:22] [INFO ] After 93ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:22] [INFO ] After 28ms SMT Verify possible using 220 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:22] [INFO ] Deduced a trap composed of 3 places in 40 ms of which 0 ms to minimize.
[2023-04-06 22:13:22] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 74 ms
[2023-04-06 22:13:22] [INFO ] After 113ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-04-06 22:13:22] [INFO ] After 266ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Incomplete random walk after 1000000 steps, including 2 resets, run finished after 2086 ms. (steps per millisecond=479 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000001 steps, including 2 resets, run finished after 505 ms. (steps per millisecond=1980 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 1309640 steps, run timeout after 6001 ms. (steps per millisecond=218 ) properties seen :{}
Probabilistic random walk after 1309640 steps, saw 384560 distinct states, run finished after 6001 ms. (steps per millisecond=218 ) properties seen :0
Running SMT prover for 1 properties.
[2023-04-06 22:13:31] [INFO ] Flow matrix only has 504 transitions (discarded 959 similar events)
[2023-04-06 22:13:31] [INFO ] Invariant cache hit.
[2023-04-06 22:13:31] [INFO ] [Real]Absence check using 15 positive place invariants in 5 ms returned sat
[2023-04-06 22:13:31] [INFO ] [Real]Absence check using 15 positive and 7 generalized place invariants in 2 ms returned sat
[2023-04-06 22:13:31] [INFO ] After 177ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-04-06 22:13:31] [INFO ] [Nat]Absence check using 15 positive place invariants in 5 ms returned sat
[2023-04-06 22:13:31] [INFO ] [Nat]Absence check using 15 positive and 7 generalized place invariants in 3 ms returned sat
[2023-04-06 22:13:31] [INFO ] After 117ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:31] [INFO ] State equation strengthened by 220 read => feed constraints.
[2023-04-06 22:13:31] [INFO ] After 47ms SMT Verify possible using 220 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:31] [INFO ] Deduced a trap composed of 3 places in 96 ms of which 1 ms to minimize.
[2023-04-06 22:13:31] [INFO ] Deduced a trap composed of 3 places in 79 ms of which 1 ms to minimize.
[2023-04-06 22:13:32] [INFO ] Deduced a trap composed of 3 places in 68 ms of which 1 ms to minimize.
[2023-04-06 22:13:32] [INFO ] Deduced a trap composed of 27 places in 53 ms of which 0 ms to minimize.
[2023-04-06 22:13:32] [INFO ] Deduced a trap composed of 3 places in 46 ms of which 0 ms to minimize.
[2023-04-06 22:13:32] [INFO ] Deduced a trap composed of 3 places in 33 ms of which 0 ms to minimize.
[2023-04-06 22:13:32] [INFO ] Trap strengthening (SAT) tested/added 7/6 trap constraints in 524 ms
[2023-04-06 22:13:32] [INFO ] After 588ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 26 ms.
[2023-04-06 22:13:32] [INFO ] After 796ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 13 ms.
Support contains 3 out of 308 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 308/308 places, 1463/1463 transitions.
Applied a total of 0 rules in 30 ms. Remains 308 /308 variables (removed 0) and now considering 1463/1463 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 30 ms. Remains : 308/308 places, 1463/1463 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 308/308 places, 1463/1463 transitions.
Applied a total of 0 rules in 28 ms. Remains 308 /308 variables (removed 0) and now considering 1463/1463 (removed 0) transitions.
[2023-04-06 22:13:32] [INFO ] Flow matrix only has 504 transitions (discarded 959 similar events)
[2023-04-06 22:13:32] [INFO ] Invariant cache hit.
[2023-04-06 22:13:32] [INFO ] Implicit Places using invariants in 240 ms returned []
[2023-04-06 22:13:32] [INFO ] Flow matrix only has 504 transitions (discarded 959 similar events)
[2023-04-06 22:13:32] [INFO ] Invariant cache hit.
[2023-04-06 22:13:32] [INFO ] State equation strengthened by 220 read => feed constraints.
[2023-04-06 22:13:33] [INFO ] Implicit Places using invariants and state equation in 914 ms returned []
Implicit Place search using SMT with State Equation took 1157 ms to find 0 implicit places.
[2023-04-06 22:13:33] [INFO ] Redundant transitions in 68 ms returned []
[2023-04-06 22:13:33] [INFO ] Flow matrix only has 504 transitions (discarded 959 similar events)
[2023-04-06 22:13:33] [INFO ] Invariant cache hit.
[2023-04-06 22:13:34] [INFO ] Dead Transitions using invariants and state equation in 432 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1696 ms. Remains : 308/308 places, 1463/1463 transitions.
Incomplete random walk after 100000 steps, including 2 resets, run finished after 211 ms. (steps per millisecond=473 ) properties (out of 3) seen :2
Running SMT prover for 1 properties.
[2023-04-06 22:13:34] [INFO ] Flow matrix only has 504 transitions (discarded 959 similar events)
[2023-04-06 22:13:34] [INFO ] Invariant cache hit.
[2023-04-06 22:13:34] [INFO ] [Real]Absence check using 15 positive place invariants in 5 ms returned sat
[2023-04-06 22:13:34] [INFO ] [Real]Absence check using 15 positive and 7 generalized place invariants in 2 ms returned sat
[2023-04-06 22:13:34] [INFO ] After 97ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-04-06 22:13:34] [INFO ] State equation strengthened by 220 read => feed constraints.
[2023-04-06 22:13:34] [INFO ] After 25ms SMT Verify possible using 220 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-04-06 22:13:34] [INFO ] After 60ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-04-06 22:13:34] [INFO ] After 221ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-04-06 22:13:34] [INFO ] [Nat]Absence check using 15 positive place invariants in 5 ms returned sat
[2023-04-06 22:13:34] [INFO ] [Nat]Absence check using 15 positive and 7 generalized place invariants in 3 ms returned sat
[2023-04-06 22:13:34] [INFO ] After 96ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:34] [INFO ] After 29ms SMT Verify possible using 220 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:35] [INFO ] Deduced a trap composed of 3 places in 1166 ms of which 22 ms to minimize.
[2023-04-06 22:13:35] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 1202 ms
[2023-04-06 22:13:35] [INFO ] After 1257ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-04-06 22:13:35] [INFO ] After 1436ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished random walk after 514 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=257 )
Parikh walk visited 0 properties in 0 ms.
Finished random walk after 7 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=7 )
Parikh walk visited 0 properties in 0 ms.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=1250 ) properties (out of 1) seen :0
Finished probabilistic random walk after 233326 steps, run visited all 1 properties in 1172 ms. (steps per millisecond=199 )
Probabilistic random walk after 233326 steps, saw 113866 distinct states, run finished after 1173 ms. (steps per millisecond=198 ) properties seen :1
Parikh walk visited 0 properties in 0 ms.
Graph (trivial) has 1332 edges and 308 vertex of which 49 / 308 are part of one of the 7 SCC in 0 ms
Free SCC test removed 42 places
Drop transitions removed 161 transitions
Ensure Unique test removed 924 transitions
Reduce isomorphic transitions removed 1085 transitions.
Drop transitions removed 61 transitions
Trivial Post-agglo rules discarded 61 transitions
Performed 61 trivial Post agglomeration. Transition count delta: 61
Iterating post reduction 0 with 61 rules applied. Total rules applied 62 place count 266 transition count 317
Reduce places removed 61 places and 0 transitions.
Iterating post reduction 1 with 61 rules applied. Total rules applied 123 place count 205 transition count 317
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 15 Pre rules applied. Total rules applied 123 place count 205 transition count 302
Deduced a syphon composed of 15 places in 1 ms
Ensure Unique test removed 7 places
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 2 with 37 rules applied. Total rules applied 160 place count 183 transition count 302
Performed 83 Post agglomeration using F-continuation condition.Transition count delta: 83
Deduced a syphon composed of 83 places in 0 ms
Reduce places removed 83 places and 0 transitions.
Iterating global reduction 2 with 166 rules applied. Total rules applied 326 place count 100 transition count 219
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 2 with 40 rules applied. Total rules applied 366 place count 100 transition count 179
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 0
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 378 place count 94 transition count 179
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 3 with 6 rules applied. Total rules applied 384 place count 94 transition count 173
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 4 with 7 rules applied. Total rules applied 391 place count 94 transition count 166
Free-agglomeration rule applied 43 times.
Iterating global reduction 4 with 43 rules applied. Total rules applied 434 place count 94 transition count 123
Reduce places removed 43 places and 0 transitions.
Iterating post reduction 4 with 43 rules applied. Total rules applied 477 place count 51 transition count 123
Partial Free-agglomeration rule applied 7 times.
Drop transitions removed 7 transitions
Iterating global reduction 5 with 7 rules applied. Total rules applied 484 place count 51 transition count 123
Applied a total of 484 rules in 21 ms. Remains 51 /308 variables (removed 257) and now considering 123/1463 (removed 1340) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 123 rows 51 cols
[2023-04-06 22:13:37] [INFO ] Computed 15 invariants in 1 ms
[2023-04-06 22:13:37] [INFO ] [Real]Absence check using 15 positive place invariants in 3 ms returned sat
[2023-04-06 22:13:37] [INFO ] After 54ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-04-06 22:13:37] [INFO ] [Nat]Absence check using 15 positive place invariants in 2 ms returned sat
[2023-04-06 22:13:37] [INFO ] After 25ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:37] [INFO ] State equation strengthened by 6 read => feed constraints.
[2023-04-06 22:13:37] [INFO ] After 5ms SMT Verify possible using 6 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:37] [INFO ] Deduced a trap composed of 2 places in 126 ms of which 32 ms to minimize.
[2023-04-06 22:13:37] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 141 ms
[2023-04-06 22:13:37] [INFO ] After 151ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-04-06 22:13:37] [INFO ] After 221ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Starting structural reductions in LTL mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 511 transition count 1666
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 511 transition count 1666
Applied a total of 36 rules in 17 ms. Remains 511 /529 variables (removed 18) and now considering 1666/1792 (removed 126) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 511/529 places, 1666/1792 transitions.
[2023-04-06 22:13:37] [INFO ] Flatten gal took : 65 ms
[2023-04-06 22:13:37] [INFO ] Flatten gal took : 68 ms
[2023-04-06 22:13:37] [INFO ] Input system was already deterministic with 1666 transitions.
Starting structural reductions in LTL mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 511 transition count 1666
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 511 transition count 1666
Applied a total of 36 rules in 30 ms. Remains 511 /529 variables (removed 18) and now considering 1666/1792 (removed 126) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 511/529 places, 1666/1792 transitions.
[2023-04-06 22:13:37] [INFO ] Flatten gal took : 66 ms
[2023-04-06 22:13:37] [INFO ] Flatten gal took : 73 ms
[2023-04-06 22:13:38] [INFO ] Input system was already deterministic with 1666 transitions.
Starting structural reductions in LTL mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 511 transition count 1666
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 511 transition count 1666
Applied a total of 36 rules in 29 ms. Remains 511 /529 variables (removed 18) and now considering 1666/1792 (removed 126) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 511/529 places, 1666/1792 transitions.
[2023-04-06 22:13:38] [INFO ] Flatten gal took : 56 ms
[2023-04-06 22:13:38] [INFO ] Flatten gal took : 51 ms
[2023-04-06 22:13:38] [INFO ] Input system was already deterministic with 1666 transitions.
Starting structural reductions in LTL mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 512 transition count 1673
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 512 transition count 1673
Applied a total of 34 rules in 13 ms. Remains 512 /529 variables (removed 17) and now considering 1673/1792 (removed 119) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 512/529 places, 1673/1792 transitions.
[2023-04-06 22:13:38] [INFO ] Flatten gal took : 65 ms
[2023-04-06 22:13:38] [INFO ] Flatten gal took : 70 ms
[2023-04-06 22:13:38] [INFO ] Input system was already deterministic with 1673 transitions.
Starting structural reductions in LTL mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 513 transition count 1680
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 513 transition count 1680
Applied a total of 32 rules in 13 ms. Remains 513 /529 variables (removed 16) and now considering 1680/1792 (removed 112) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 513/529 places, 1680/1792 transitions.
[2023-04-06 22:13:38] [INFO ] Flatten gal took : 30 ms
[2023-04-06 22:13:38] [INFO ] Flatten gal took : 34 ms
[2023-04-06 22:13:38] [INFO ] Input system was already deterministic with 1680 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 529 transition count 1785
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 14 place count 522 transition count 1785
Performed 152 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 152 Pre rules applied. Total rules applied 14 place count 522 transition count 1633
Deduced a syphon composed of 152 places in 1 ms
Reduce places removed 152 places and 0 transitions.
Iterating global reduction 2 with 304 rules applied. Total rules applied 318 place count 370 transition count 1633
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 335 place count 353 transition count 1514
Iterating global reduction 2 with 17 rules applied. Total rules applied 352 place count 353 transition count 1514
Performed 42 Post agglomeration using F-continuation condition.Transition count delta: 42
Deduced a syphon composed of 42 places in 1 ms
Reduce places removed 42 places and 0 transitions.
Iterating global reduction 2 with 84 rules applied. Total rules applied 436 place count 311 transition count 1472
Applied a total of 436 rules in 74 ms. Remains 311 /529 variables (removed 218) and now considering 1472/1792 (removed 320) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 75 ms. Remains : 311/529 places, 1472/1792 transitions.
[2023-04-06 22:13:38] [INFO ] Flatten gal took : 27 ms
[2023-04-06 22:13:38] [INFO ] Flatten gal took : 32 ms
[2023-04-06 22:13:38] [INFO ] Input system was already deterministic with 1472 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=1250 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 615384 steps, run timeout after 3001 ms. (steps per millisecond=205 ) properties seen :{}
Probabilistic random walk after 615384 steps, saw 241029 distinct states, run finished after 3003 ms. (steps per millisecond=204 ) properties seen :0
Running SMT prover for 1 properties.
[2023-04-06 22:13:41] [INFO ] Flow matrix only has 513 transitions (discarded 959 similar events)
// Phase 1: matrix 513 rows 311 cols
[2023-04-06 22:13:41] [INFO ] Computed 22 invariants in 7 ms
[2023-04-06 22:13:42] [INFO ] [Real]Absence check using 15 positive place invariants in 5 ms returned sat
[2023-04-06 22:13:42] [INFO ] [Real]Absence check using 15 positive and 7 generalized place invariants in 2 ms returned sat
[2023-04-06 22:13:42] [INFO ] After 70ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-04-06 22:13:42] [INFO ] [Nat]Absence check using 15 positive place invariants in 5 ms returned sat
[2023-04-06 22:13:42] [INFO ] [Nat]Absence check using 15 positive and 7 generalized place invariants in 3 ms returned sat
[2023-04-06 22:13:42] [INFO ] After 125ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:42] [INFO ] State equation strengthened by 226 read => feed constraints.
[2023-04-06 22:13:42] [INFO ] After 59ms SMT Verify possible using 226 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:42] [INFO ] Deduced a trap composed of 3 places in 85 ms of which 0 ms to minimize.
[2023-04-06 22:13:42] [INFO ] Deduced a trap composed of 3 places in 71 ms of which 0 ms to minimize.
[2023-04-06 22:13:42] [INFO ] Deduced a trap composed of 4 places in 50 ms of which 1 ms to minimize.
[2023-04-06 22:13:42] [INFO ] Deduced a trap composed of 7 places in 41 ms of which 0 ms to minimize.
[2023-04-06 22:13:42] [INFO ] Deduced a trap composed of 3 places in 31 ms of which 0 ms to minimize.
[2023-04-06 22:13:42] [INFO ] Deduced a trap composed of 15 places in 51 ms of which 0 ms to minimize.
[2023-04-06 22:13:42] [INFO ] Deduced a trap composed of 3 places in 39 ms of which 0 ms to minimize.
[2023-04-06 22:13:42] [INFO ] Trap strengthening (SAT) tested/added 8/7 trap constraints in 558 ms
[2023-04-06 22:13:42] [INFO ] After 639ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 37 ms.
[2023-04-06 22:13:42] [INFO ] After 866ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 14 ms.
Support contains 8 out of 311 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 311/311 places, 1472/1472 transitions.
Applied a total of 0 rules in 30 ms. Remains 311 /311 variables (removed 0) and now considering 1472/1472 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 30 ms. Remains : 311/311 places, 1472/1472 transitions.
Incomplete random walk after 1000000 steps, including 2 resets, run finished after 2087 ms. (steps per millisecond=479 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000001 steps, including 2 resets, run finished after 600 ms. (steps per millisecond=1666 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 1300152 steps, run timeout after 6001 ms. (steps per millisecond=216 ) properties seen :{}
Probabilistic random walk after 1300152 steps, saw 415658 distinct states, run finished after 6001 ms. (steps per millisecond=216 ) properties seen :0
Running SMT prover for 1 properties.
[2023-04-06 22:13:51] [INFO ] Flow matrix only has 513 transitions (discarded 959 similar events)
[2023-04-06 22:13:51] [INFO ] Invariant cache hit.
[2023-04-06 22:13:51] [INFO ] [Real]Absence check using 15 positive place invariants in 5 ms returned sat
[2023-04-06 22:13:51] [INFO ] [Real]Absence check using 15 positive and 7 generalized place invariants in 3 ms returned sat
[2023-04-06 22:13:51] [INFO ] After 68ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-04-06 22:13:51] [INFO ] [Nat]Absence check using 15 positive place invariants in 5 ms returned sat
[2023-04-06 22:13:51] [INFO ] [Nat]Absence check using 15 positive and 7 generalized place invariants in 2 ms returned sat
[2023-04-06 22:13:51] [INFO ] After 124ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:51] [INFO ] State equation strengthened by 226 read => feed constraints.
[2023-04-06 22:13:51] [INFO ] After 60ms SMT Verify possible using 226 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:52] [INFO ] Deduced a trap composed of 11 places in 96 ms of which 0 ms to minimize.
[2023-04-06 22:13:52] [INFO ] Deduced a trap composed of 10 places in 73 ms of which 0 ms to minimize.
[2023-04-06 22:13:52] [INFO ] Deduced a trap composed of 3 places in 60 ms of which 0 ms to minimize.
[2023-04-06 22:13:52] [INFO ] Deduced a trap composed of 3 places in 73 ms of which 0 ms to minimize.
[2023-04-06 22:13:52] [INFO ] Deduced a trap composed of 25 places in 74 ms of which 0 ms to minimize.
[2023-04-06 22:13:52] [INFO ] Deduced a trap composed of 17 places in 65 ms of which 0 ms to minimize.
[2023-04-06 22:13:52] [INFO ] Deduced a trap composed of 3 places in 66 ms of which 0 ms to minimize.
[2023-04-06 22:13:52] [INFO ] Deduced a trap composed of 11 places in 55 ms of which 1 ms to minimize.
[2023-04-06 22:13:52] [INFO ] Deduced a trap composed of 15 places in 46 ms of which 0 ms to minimize.
[2023-04-06 22:13:52] [INFO ] Trap strengthening (SAT) tested/added 10/9 trap constraints in 839 ms
[2023-04-06 22:13:52] [INFO ] After 924ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 38 ms.
[2023-04-06 22:13:52] [INFO ] After 1150ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 16 ms.
Support contains 8 out of 311 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 311/311 places, 1472/1472 transitions.
Applied a total of 0 rules in 38 ms. Remains 311 /311 variables (removed 0) and now considering 1472/1472 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 39 ms. Remains : 311/311 places, 1472/1472 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 311/311 places, 1472/1472 transitions.
Applied a total of 0 rules in 35 ms. Remains 311 /311 variables (removed 0) and now considering 1472/1472 (removed 0) transitions.
[2023-04-06 22:13:52] [INFO ] Flow matrix only has 513 transitions (discarded 959 similar events)
[2023-04-06 22:13:52] [INFO ] Invariant cache hit.
[2023-04-06 22:13:53] [INFO ] Implicit Places using invariants in 227 ms returned []
[2023-04-06 22:13:53] [INFO ] Flow matrix only has 513 transitions (discarded 959 similar events)
[2023-04-06 22:13:53] [INFO ] Invariant cache hit.
[2023-04-06 22:13:53] [INFO ] State equation strengthened by 226 read => feed constraints.
[2023-04-06 22:13:54] [INFO ] Implicit Places using invariants and state equation in 952 ms returned []
Implicit Place search using SMT with State Equation took 1181 ms to find 0 implicit places.
[2023-04-06 22:13:54] [INFO ] Redundant transitions in 25 ms returned []
[2023-04-06 22:13:54] [INFO ] Flow matrix only has 513 transitions (discarded 959 similar events)
[2023-04-06 22:13:54] [INFO ] Invariant cache hit.
[2023-04-06 22:13:54] [INFO ] Dead Transitions using invariants and state equation in 444 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1700 ms. Remains : 311/311 places, 1472/1472 transitions.
Graph (trivial) has 1327 edges and 311 vertex of which 48 / 311 are part of one of the 7 SCC in 1 ms
Free SCC test removed 41 places
Drop transitions removed 157 transitions
Ensure Unique test removed 931 transitions
Reduce isomorphic transitions removed 1088 transitions.
Drop transitions removed 61 transitions
Trivial Post-agglo rules discarded 61 transitions
Performed 61 trivial Post agglomeration. Transition count delta: 61
Iterating post reduction 0 with 61 rules applied. Total rules applied 62 place count 270 transition count 323
Reduce places removed 61 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 62 rules applied. Total rules applied 124 place count 209 transition count 322
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 126 place count 208 transition count 321
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 13 Pre rules applied. Total rules applied 126 place count 208 transition count 308
Deduced a syphon composed of 13 places in 0 ms
Ensure Unique test removed 5 places
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 3 with 31 rules applied. Total rules applied 157 place count 190 transition count 308
Performed 83 Post agglomeration using F-continuation condition.Transition count delta: 83
Deduced a syphon composed of 83 places in 0 ms
Reduce places removed 83 places and 0 transitions.
Iterating global reduction 3 with 166 rules applied. Total rules applied 323 place count 107 transition count 225
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 3 with 40 rules applied. Total rules applied 363 place count 107 transition count 185
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: -1
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 4 with 10 rules applied. Total rules applied 373 place count 102 transition count 186
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 4 with 4 rules applied. Total rules applied 377 place count 102 transition count 182
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 5 with 4 rules applied. Total rules applied 381 place count 102 transition count 178
Free-agglomeration rule applied 42 times.
Iterating global reduction 5 with 42 rules applied. Total rules applied 423 place count 102 transition count 136
Reduce places removed 42 places and 0 transitions.
Iterating post reduction 5 with 42 rules applied. Total rules applied 465 place count 60 transition count 136
Partial Free-agglomeration rule applied 7 times.
Drop transitions removed 7 transitions
Iterating global reduction 6 with 7 rules applied. Total rules applied 472 place count 60 transition count 136
Applied a total of 472 rules in 18 ms. Remains 60 /311 variables (removed 251) and now considering 136/1472 (removed 1336) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 136 rows 60 cols
[2023-04-06 22:13:54] [INFO ] Computed 17 invariants in 1 ms
[2023-04-06 22:13:54] [INFO ] [Real]Absence check using 15 positive place invariants in 1 ms returned sat
[2023-04-06 22:13:54] [INFO ] [Real]Absence check using 15 positive and 2 generalized place invariants in 0 ms returned sat
[2023-04-06 22:13:54] [INFO ] After 24ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-04-06 22:13:54] [INFO ] [Nat]Absence check using 15 positive place invariants in 2 ms returned sat
[2023-04-06 22:13:54] [INFO ] [Nat]Absence check using 15 positive and 2 generalized place invariants in 0 ms returned sat
[2023-04-06 22:13:54] [INFO ] After 29ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:54] [INFO ] State equation strengthened by 4 read => feed constraints.
[2023-04-06 22:13:54] [INFO ] After 20ms SMT Verify possible using 4 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-04-06 22:13:54] [INFO ] After 35ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 13 ms.
[2023-04-06 22:13:54] [INFO ] After 108ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Starting structural reductions in LTL mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 513 transition count 1680
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 513 transition count 1680
Applied a total of 32 rules in 17 ms. Remains 513 /529 variables (removed 16) and now considering 1680/1792 (removed 112) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 513/529 places, 1680/1792 transitions.
[2023-04-06 22:13:54] [INFO ] Flatten gal took : 31 ms
[2023-04-06 22:13:54] [INFO ] Flatten gal took : 35 ms
[2023-04-06 22:13:54] [INFO ] Input system was already deterministic with 1680 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 529/529 places, 1792/1792 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 529 transition count 1785
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 14 place count 522 transition count 1785
Performed 152 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 152 Pre rules applied. Total rules applied 14 place count 522 transition count 1633
Deduced a syphon composed of 152 places in 1 ms
Reduce places removed 152 places and 0 transitions.
Iterating global reduction 2 with 304 rules applied. Total rules applied 318 place count 370 transition count 1633
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 335 place count 353 transition count 1514
Iterating global reduction 2 with 17 rules applied. Total rules applied 352 place count 353 transition count 1514
Performed 40 Post agglomeration using F-continuation condition.Transition count delta: 40
Deduced a syphon composed of 40 places in 0 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 2 with 80 rules applied. Total rules applied 432 place count 313 transition count 1474
Applied a total of 432 rules in 62 ms. Remains 313 /529 variables (removed 216) and now considering 1474/1792 (removed 318) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 62 ms. Remains : 313/529 places, 1474/1792 transitions.
[2023-04-06 22:13:55] [INFO ] Flatten gal took : 27 ms
[2023-04-06 22:13:55] [INFO ] Flatten gal took : 31 ms
[2023-04-06 22:13:55] [INFO ] Input system was already deterministic with 1474 transitions.
[2023-04-06 22:13:55] [INFO ] Flatten gal took : 37 ms
[2023-04-06 22:13:55] [INFO ] Flatten gal took : 37 ms
[2023-04-06 22:13:55] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 6 ms.
[2023-04-06 22:13:55] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 529 places, 1792 transitions and 8540 arcs took 9 ms.
Total runtime 111853 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT EisenbergMcGuire-PT-07
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA EisenbergMcGuire-PT-07-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA EisenbergMcGuire-PT-07-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 13950828 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16280660 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 23 (type CNST) for 22 EisenbergMcGuire-PT-07-CTLFireability-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 23 (type CNST) for EisenbergMcGuire-PT-07-CTLFireability-07
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 30 (type EXCL) for 25 EisenbergMcGuire-PT-07-CTLFireability-08
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-08
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:662
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 59 (type EXCL) for 19 EisenbergMcGuire-PT-07-CTLFireability-06
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 55 (type FNDP) for 19 EisenbergMcGuire-PT-07-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 58 (type EQUN) for 19 EisenbergMcGuire-PT-07-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH) for 19 EisenbergMcGuire-PT-07-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SRCH) for EisenbergMcGuire-PT-07-CTLFireability-06
lola: result : unknown
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
sara: try reading problem file /home/mcc/execution/374/CTLFireability-58.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 61 (type FNDP) for 45 EisenbergMcGuire-PT-07-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 4/3597 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 460427 t fired, 1 attempts, .
58 EF STEQ 4/1798 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 4/239 2/32 EisenbergMcGuire-PT-07-CTLFireability-06 250151 m, 50030 m/sec, 484058 t fired, .
61 EF FNDP 3/1798 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 399064 t fired, 1 attempts, .

Time elapsed: 6 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 9/3594 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 1031105 t fired, 2 attempts, .
58 EF STEQ 9/1795 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 9/239 3/32 EisenbergMcGuire-PT-07-CTLFireability-06 569036 m, 63777 m/sec, 1133122 t fired, .
61 EF FNDP 8/1795 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 957380 t fired, 1 attempts, .

Time elapsed: 11 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 14/3589 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 1579366 t fired, 2 attempts, .
58 EF STEQ 14/1790 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 14/239 4/32 EisenbergMcGuire-PT-07-CTLFireability-06 884737 m, 63140 m/sec, 1787223 t fired, .
61 EF FNDP 13/1790 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 1495397 t fired, 2 attempts, .

Time elapsed: 16 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 19/3584 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 2106616 t fired, 3 attempts, .
58 EF STEQ 19/1785 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 19/239 6/32 EisenbergMcGuire-PT-07-CTLFireability-06 1199101 m, 62872 m/sec, 2445143 t fired, .
61 EF FNDP 18/1785 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 2015047 t fired, 3 attempts, .

Time elapsed: 21 secs. Pages in use: 6
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 24/3579 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 2616696 t fired, 3 attempts, .
58 EF STEQ 24/1780 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 24/239 7/32 EisenbergMcGuire-PT-07-CTLFireability-06 1514290 m, 63037 m/sec, 3106960 t fired, .
61 EF FNDP 23/1780 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 2518778 t fired, 3 attempts, .

Time elapsed: 26 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 29/3574 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 3113312 t fired, 4 attempts, .
58 EF STEQ 29/1775 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 29/239 9/32 EisenbergMcGuire-PT-07-CTLFireability-06 1828152 m, 62772 m/sec, 3771774 t fired, .
61 EF FNDP 28/1775 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 3009558 t fired, 4 attempts, .

Time elapsed: 31 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 34/3569 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 3602886 t fired, 4 attempts, .
58 EF STEQ 34/1770 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 34/239 10/32 EisenbergMcGuire-PT-07-CTLFireability-06 2144185 m, 63206 m/sec, 4437590 t fired, .
61 EF FNDP 33/1770 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 3491134 t fired, 4 attempts, .

Time elapsed: 36 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 39/3564 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 4087598 t fired, 5 attempts, .
58 EF STEQ 39/1765 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 39/239 11/32 EisenbergMcGuire-PT-07-CTLFireability-06 2458872 m, 62937 m/sec, 5110601 t fired, .
61 EF FNDP 38/1765 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 3967446 t fired, 4 attempts, .

Time elapsed: 41 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 44/3559 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 4568233 t fired, 5 attempts, .
58 EF STEQ 44/1760 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 44/239 13/32 EisenbergMcGuire-PT-07-CTLFireability-06 2773428 m, 62911 m/sec, 5790119 t fired, .
61 EF FNDP 43/1760 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 4440731 t fired, 5 attempts, .

Time elapsed: 46 secs. Pages in use: 13
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 49/3554 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 5044214 t fired, 6 attempts, .
58 EF STEQ 49/1755 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 50/239 14/32 EisenbergMcGuire-PT-07-CTLFireability-06 3086942 m, 62702 m/sec, 6474909 t fired, .
61 EF FNDP 49/1755 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 4910244 t fired, 5 attempts, .

Time elapsed: 52 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 55/3548 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 5521440 t fired, 6 attempts, .
58 EF STEQ 55/1749 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 55/239 16/32 EisenbergMcGuire-PT-07-CTLFireability-06 3404925 m, 63596 m/sec, 7166299 t fired, .
61 EF FNDP 54/1749 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 5379461 t fired, 6 attempts, .

Time elapsed: 57 secs. Pages in use: 16
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 60/3543 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 5993963 t fired, 6 attempts, .
58 EF STEQ 60/1744 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 60/239 17/32 EisenbergMcGuire-PT-07-CTLFireability-06 3714133 m, 61841 m/sec, 7862238 t fired, .
61 EF FNDP 59/1744 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 5845562 t fired, 6 attempts, .

Time elapsed: 62 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 14
sara: warning, failure of lp_solve (at job 9058)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 65/3538 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 6466055 t fired, 7 attempts, .
58 EF STEQ 65/1739 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 65/239 18/32 EisenbergMcGuire-PT-07-CTLFireability-06 4019900 m, 61153 m/sec, 8581967 t fired, .
61 EF FNDP 64/1739 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 6309222 t fired, 7 attempts, .

Time elapsed: 67 secs. Pages in use: 18
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 70/3533 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 6934549 t fired, 7 attempts, .
58 EF STEQ 70/1734 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 70/239 20/32 EisenbergMcGuire-PT-07-CTLFireability-06 4319237 m, 59867 m/sec, 9311089 t fired, .
61 EF FNDP 69/1734 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 6771093 t fired, 7 attempts, .

Time elapsed: 72 secs. Pages in use: 20
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 75/3528 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 7403862 t fired, 8 attempts, .
58 EF STEQ 75/1729 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 75/239 21/32 EisenbergMcGuire-PT-07-CTLFireability-06 4614952 m, 59143 m/sec, 10061420 t fired, .
61 EF FNDP 74/1729 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 7232194 t fired, 8 attempts, .

Time elapsed: 77 secs. Pages in use: 21
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 80/3523 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 7872475 t fired, 8 attempts, .
58 EF STEQ 80/1724 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 80/239 22/32 EisenbergMcGuire-PT-07-CTLFireability-06 4933350 m, 63679 m/sec, 10851345 t fired, .
61 EF FNDP 79/1724 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 7691790 t fired, 8 attempts, .

Time elapsed: 82 secs. Pages in use: 22
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 85/3518 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 8340818 t fired, 9 attempts, .
58 EF STEQ 85/1719 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 85/239 24/32 EisenbergMcGuire-PT-07-CTLFireability-06 5235500 m, 60430 m/sec, 11658332 t fired, .
61 EF FNDP 84/1719 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 8151650 t fired, 9 attempts, .

Time elapsed: 87 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 90/3513 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 8807699 t fired, 9 attempts, .
58 EF STEQ 90/1714 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 90/239 25/32 EisenbergMcGuire-PT-07-CTLFireability-06 5543349 m, 61569 m/sec, 12466614 t fired, .
61 EF FNDP 89/1714 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 8610260 t fired, 9 attempts, .

Time elapsed: 92 secs. Pages in use: 25
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 95/3508 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 9275194 t fired, 10 attempts, .
58 EF STEQ 95/1709 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 95/239 26/32 EisenbergMcGuire-PT-07-CTLFireability-06 5834841 m, 58298 m/sec, 13296378 t fired, .
61 EF FNDP 94/1709 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 9069684 t fired, 10 attempts, .

Time elapsed: 97 secs. Pages in use: 26
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 100/3503 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 9741406 t fired, 10 attempts, .
58 EF STEQ 100/1704 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 100/239 28/32 EisenbergMcGuire-PT-07-CTLFireability-06 6133221 m, 59676 m/sec, 14123634 t fired, .
61 EF FNDP 99/1704 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 9527977 t fired, 10 attempts, .

Time elapsed: 102 secs. Pages in use: 28
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 105/3498 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 10206418 t fired, 11 attempts, .
58 EF STEQ 105/1699 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 105/239 29/32 EisenbergMcGuire-PT-07-CTLFireability-06 6425540 m, 58463 m/sec, 14967958 t fired, .
61 EF FNDP 104/1699 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 9984148 t fired, 10 attempts, .

Time elapsed: 107 secs. Pages in use: 29
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 110/3493 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 10671828 t fired, 11 attempts, .
58 EF STEQ 110/1694 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 110/239 30/32 EisenbergMcGuire-PT-07-CTLFireability-06 6718182 m, 58528 m/sec, 15798954 t fired, .
61 EF FNDP 109/1694 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 10439947 t fired, 11 attempts, .

Time elapsed: 112 secs. Pages in use: 30
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 3 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 115/3488 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 11135594 t fired, 12 attempts, .
58 EF STEQ 115/1689 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
59 EF EXCL 115/239 31/32 EisenbergMcGuire-PT-07-CTLFireability-06 7021308 m, 60625 m/sec, 16598598 t fired, .
61 EF FNDP 114/1689 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 10895856 t fired, 11 attempts, .

Time elapsed: 117 secs. Pages in use: 31
# running tasks: 4 of 4 Visible: 14
lola: CANCELED task # 59 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 120/3483 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 11599536 t fired, 12 attempts, .
58 EF STEQ 120/1684 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 119/1684 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 11350233 t fired, 12 attempts, .

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: LAUNCH task # 49 (type EXCL) for 48 EisenbergMcGuire-PT-07-CTLFireability-13
lola: time limit : 248 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/248 3/32 EisenbergMcGuire-PT-07-CTLFireability-13 460128 m, 92025 m/sec, 1354333 t fired, .
55 EF FNDP 125/3478 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 12063273 t fired, 13 attempts, .
58 EF STEQ 125/1679 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 124/1679 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 11805009 t fired, 12 attempts, .

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 10/248 6/32 EisenbergMcGuire-PT-07-CTLFireability-13 874800 m, 82934 m/sec, 2693948 t fired, .
55 EF FNDP 130/3473 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 12526344 t fired, 13 attempts, .
58 EF STEQ 130/1674 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 129/1674 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 12259589 t fired, 13 attempts, .

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 15/248 8/32 EisenbergMcGuire-PT-07-CTLFireability-13 1273687 m, 79777 m/sec, 4019101 t fired, .
55 EF FNDP 135/3468 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 12990135 t fired, 13 attempts, .
58 EF STEQ 135/1669 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 134/1669 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 12714797 t fired, 13 attempts, .

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 20/248 10/32 EisenbergMcGuire-PT-07-CTLFireability-13 1669503 m, 79163 m/sec, 5345519 t fired, .
55 EF FNDP 140/3463 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 13453068 t fired, 14 attempts, .
58 EF STEQ 140/1664 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 139/1664 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 13170170 t fired, 14 attempts, .

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 25/248 13/32 EisenbergMcGuire-PT-07-CTLFireability-13 2061507 m, 78400 m/sec, 6668423 t fired, .
55 EF FNDP 145/3458 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 13916415 t fired, 14 attempts, .
58 EF STEQ 145/1659 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 144/1659 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 13624772 t fired, 14 attempts, .

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 30/248 15/32 EisenbergMcGuire-PT-07-CTLFireability-13 2447587 m, 77216 m/sec, 7981175 t fired, .
55 EF FNDP 150/3453 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 14379710 t fired, 15 attempts, .
58 EF STEQ 150/1654 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 149/1654 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 14079715 t fired, 15 attempts, .

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 35/248 17/32 EisenbergMcGuire-PT-07-CTLFireability-13 2828623 m, 76207 m/sec, 9303553 t fired, .
55 EF FNDP 155/3448 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 14842745 t fired, 15 attempts, .
58 EF STEQ 155/1649 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 154/1649 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 14534920 t fired, 15 attempts, .

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 40/248 19/32 EisenbergMcGuire-PT-07-CTLFireability-13 3206381 m, 75551 m/sec, 10617769 t fired, .
55 EF FNDP 160/3443 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 15305766 t fired, 16 attempts, .
58 EF STEQ 160/1644 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 159/1644 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 14989082 t fired, 15 attempts, .

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 45/248 22/32 EisenbergMcGuire-PT-07-CTLFireability-13 3592256 m, 77175 m/sec, 11941754 t fired, .
55 EF FNDP 165/3438 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 15769259 t fired, 16 attempts, .
58 EF STEQ 165/1639 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 164/1639 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 15443526 t fired, 16 attempts, .

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 50/248 24/32 EisenbergMcGuire-PT-07-CTLFireability-13 3963132 m, 74175 m/sec, 13250453 t fired, .
55 EF FNDP 170/3433 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 16233196 t fired, 17 attempts, .
58 EF STEQ 170/1634 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 169/1634 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 15897133 t fired, 16 attempts, .

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 55/248 26/32 EisenbergMcGuire-PT-07-CTLFireability-13 4340726 m, 75518 m/sec, 14570782 t fired, .
55 EF FNDP 175/3428 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 16696516 t fired, 17 attempts, .
58 EF STEQ 175/1629 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 174/1629 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 16351882 t fired, 17 attempts, .

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 60/248 28/32 EisenbergMcGuire-PT-07-CTLFireability-13 4711761 m, 74207 m/sec, 15869164 t fired, .
55 EF FNDP 180/3423 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 17160242 t fired, 18 attempts, .
58 EF STEQ 180/1624 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 179/1624 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 16806375 t fired, 17 attempts, .

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 65/248 30/32 EisenbergMcGuire-PT-07-CTLFireability-13 5086366 m, 74921 m/sec, 17188391 t fired, .
55 EF FNDP 185/3418 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 17623000 t fired, 18 attempts, .
58 EF STEQ 185/1619 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 184/1619 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 17260600 t fired, 18 attempts, .

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 70/248 32/32 EisenbergMcGuire-PT-07-CTLFireability-13 5452056 m, 73138 m/sec, 18512802 t fired, .
55 EF FNDP 190/3413 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 18085787 t fired, 19 attempts, .
58 EF STEQ 190/1614 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 189/1614 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 17714943 t fired, 18 attempts, .

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: CANCELED task # 49 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 195/3408 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 18541700 t fired, 19 attempts, .
58 EF STEQ 195/1609 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 194/1609 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 18160823 t fired, 19 attempts, .

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: LAUNCH task # 43 (type EXCL) for 42 EisenbergMcGuire-PT-07-CTLFireability-11
lola: time limit : 261 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/261 3/32 EisenbergMcGuire-PT-07-CTLFireability-11 356184 m, 71236 m/sec, 1374894 t fired, .
55 EF FNDP 200/3403 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 18996109 t fired, 19 attempts, .
58 EF STEQ 200/1604 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 199/1604 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 18605953 t fired, 19 attempts, .

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/261 4/32 EisenbergMcGuire-PT-07-CTLFireability-11 683987 m, 65560 m/sec, 2691623 t fired, .
55 EF FNDP 205/3398 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 19450122 t fired, 20 attempts, .
58 EF STEQ 205/1599 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 204/1599 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 19050438 t fired, 20 attempts, .

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/261 6/32 EisenbergMcGuire-PT-07-CTLFireability-11 983504 m, 59903 m/sec, 3990032 t fired, .
55 EF FNDP 210/3393 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 19903931 t fired, 20 attempts, .
58 EF STEQ 210/1594 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 209/1594 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 19495035 t fired, 20 attempts, .

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/261 7/32 EisenbergMcGuire-PT-07-CTLFireability-11 1265840 m, 56467 m/sec, 5290277 t fired, .
55 EF FNDP 215/3388 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 20357342 t fired, 21 attempts, .
58 EF STEQ 215/1589 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 214/1589 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 19937471 t fired, 20 attempts, .

Time elapsed: 217 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/261 9/32 EisenbergMcGuire-PT-07-CTLFireability-11 1551642 m, 57160 m/sec, 6572996 t fired, .
55 EF FNDP 220/3383 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 20810421 t fired, 21 attempts, .
58 EF STEQ 220/1584 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 219/1584 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 20380069 t fired, 21 attempts, .

Time elapsed: 222 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/261 10/32 EisenbergMcGuire-PT-07-CTLFireability-11 1835254 m, 56722 m/sec, 7845573 t fired, .
55 EF FNDP 225/3378 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 21264209 t fired, 22 attempts, .
58 EF STEQ 225/1579 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 224/1579 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 20823938 t fired, 21 attempts, .

Time elapsed: 227 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/261 12/32 EisenbergMcGuire-PT-07-CTLFireability-11 2112096 m, 55368 m/sec, 9116221 t fired, .
55 EF FNDP 230/3373 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 21716979 t fired, 22 attempts, .
58 EF STEQ 230/1574 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 229/1574 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 21268089 t fired, 22 attempts, .

Time elapsed: 232 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/261 13/32 EisenbergMcGuire-PT-07-CTLFireability-11 2388527 m, 55286 m/sec, 10374402 t fired, .
55 EF FNDP 235/3368 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 22169440 t fired, 23 attempts, .
58 EF STEQ 235/1569 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 234/1569 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 21711949 t fired, 22 attempts, .

Time elapsed: 237 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/261 15/32 EisenbergMcGuire-PT-07-CTLFireability-11 2654177 m, 53130 m/sec, 11633440 t fired, .
55 EF FNDP 240/3363 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 22622716 t fired, 23 attempts, .
58 EF STEQ 240/1564 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 239/1564 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 22155731 t fired, 23 attempts, .

Time elapsed: 242 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/261 16/32 EisenbergMcGuire-PT-07-CTLFireability-11 2920780 m, 53320 m/sec, 12885410 t fired, .
55 EF FNDP 245/3358 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 23075257 t fired, 24 attempts, .
58 EF STEQ 245/1559 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 244/1559 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 22599508 t fired, 23 attempts, .

Time elapsed: 247 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/261 17/32 EisenbergMcGuire-PT-07-CTLFireability-11 3185749 m, 52993 m/sec, 14137870 t fired, .
55 EF FNDP 250/3353 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 23527274 t fired, 24 attempts, .
58 EF STEQ 250/1554 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 249/1554 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 23043395 t fired, 24 attempts, .

Time elapsed: 252 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/261 19/32 EisenbergMcGuire-PT-07-CTLFireability-11 3444729 m, 51796 m/sec, 15390483 t fired, .
55 EF FNDP 255/3348 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 23980104 t fired, 24 attempts, .
58 EF STEQ 255/1549 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 254/1549 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 23486344 t fired, 24 attempts, .

Time elapsed: 257 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/261 20/32 EisenbergMcGuire-PT-07-CTLFireability-11 3700857 m, 51225 m/sec, 16633801 t fired, .
55 EF FNDP 260/3343 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 24432797 t fired, 25 attempts, .
58 EF STEQ 260/1544 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 259/1544 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 23918811 t fired, 24 attempts, .

Time elapsed: 262 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 70/261 21/32 EisenbergMcGuire-PT-07-CTLFireability-11 3935242 m, 46877 m/sec, 17925458 t fired, .
55 EF FNDP 265/3338 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 24885013 t fired, 25 attempts, .
58 EF STEQ 265/1539 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 264/1539 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 24353217 t fired, 25 attempts, .

Time elapsed: 267 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 75/261 23/32 EisenbergMcGuire-PT-07-CTLFireability-11 4177262 m, 48404 m/sec, 19187851 t fired, .
55 EF FNDP 270/3333 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 25336342 t fired, 26 attempts, .
58 EF STEQ 270/1534 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 269/1534 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 24786510 t fired, 25 attempts, .

Time elapsed: 272 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 80/261 24/32 EisenbergMcGuire-PT-07-CTLFireability-11 4418895 m, 48326 m/sec, 20442054 t fired, .
55 EF FNDP 275/3328 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 25787049 t fired, 26 attempts, .
58 EF STEQ 275/1529 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 274/1529 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 25220645 t fired, 26 attempts, .

Time elapsed: 277 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 85/261 25/32 EisenbergMcGuire-PT-07-CTLFireability-11 4657787 m, 47778 m/sec, 21685803 t fired, .
55 EF FNDP 280/3323 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 26237152 t fired, 27 attempts, .
58 EF STEQ 280/1524 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 279/1524 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 25652010 t fired, 26 attempts, .

Time elapsed: 282 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 90/261 26/32 EisenbergMcGuire-PT-07-CTLFireability-11 4889005 m, 46243 m/sec, 22951508 t fired, .
55 EF FNDP 285/3318 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 26687869 t fired, 27 attempts, .
58 EF STEQ 285/1519 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 284/1519 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 26090435 t fired, 27 attempts, .

Time elapsed: 287 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 95/261 28/32 EisenbergMcGuire-PT-07-CTLFireability-11 5128180 m, 47835 m/sec, 24205183 t fired, .
55 EF FNDP 290/3313 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 27137792 t fired, 28 attempts, .
58 EF STEQ 290/1514 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 289/1514 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 26525518 t fired, 27 attempts, .

Time elapsed: 292 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 100/261 29/32 EisenbergMcGuire-PT-07-CTLFireability-11 5366265 m, 47617 m/sec, 25446511 t fired, .
55 EF FNDP 295/3308 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 27587500 t fired, 28 attempts, .
58 EF STEQ 295/1509 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 294/1509 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 26958809 t fired, 27 attempts, .

Time elapsed: 297 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 105/261 30/32 EisenbergMcGuire-PT-07-CTLFireability-11 5596680 m, 46083 m/sec, 26704828 t fired, .
55 EF FNDP 300/3303 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 28037981 t fired, 29 attempts, .
58 EF STEQ 300/1504 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 299/1504 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 27387707 t fired, 28 attempts, .

Time elapsed: 302 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 110/261 31/32 EisenbergMcGuire-PT-07-CTLFireability-11 5824741 m, 45612 m/sec, 27960679 t fired, .
55 EF FNDP 305/3298 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 28488784 t fired, 29 attempts, .
58 EF STEQ 305/1499 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 304/1499 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 27815491 t fired, 28 attempts, .

Time elapsed: 307 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 115/261 32/32 EisenbergMcGuire-PT-07-CTLFireability-11 6058762 m, 46804 m/sec, 29203299 t fired, .
55 EF FNDP 310/3293 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 28939213 t fired, 29 attempts, .
58 EF STEQ 310/1494 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 309/1494 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 28244041 t fired, 29 attempts, .

Time elapsed: 312 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: CANCELED task # 43 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 315/3288 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 29390668 t fired, 30 attempts, .
58 EF STEQ 315/1489 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 314/1489 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 28685775 t fired, 29 attempts, .

Time elapsed: 317 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: LAUNCH task # 40 (type EXCL) for 39 EisenbergMcGuire-PT-07-CTLFireability-10
lola: time limit : 273 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/273 5/32 EisenbergMcGuire-PT-07-CTLFireability-10 664355 m, 132871 m/sec, 1341067 t fired, .
55 EF FNDP 320/3283 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 29840446 t fired, 30 attempts, .
58 EF STEQ 320/1484 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 319/1484 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 29113697 t fired, 30 attempts, .

Time elapsed: 322 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/273 8/32 EisenbergMcGuire-PT-07-CTLFireability-10 1241288 m, 115386 m/sec, 2666696 t fired, .
55 EF FNDP 325/3278 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 30289641 t fired, 31 attempts, .
58 EF STEQ 325/1479 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 324/1479 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 29542302 t fired, 30 attempts, .

Time elapsed: 327 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: FINISHED task # 40 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-10
lola: result : true
lola: markings : 1755225
lola: fired transitions : 3858792
lola: time used : 14.000000
lola: memory pages used : 11
lola: LAUNCH task # 37 (type EXCL) for 32 EisenbergMcGuire-PT-07-CTLFireability-09
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-09
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 25 EisenbergMcGuire-PT-07-CTLFireability-08
lola: time limit : 326 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 1/326 1/32 EisenbergMcGuire-PT-07-CTLFireability-08 29046 m, 5809 m/sec, 78868 t fired, .
55 EF FNDP 330/3269 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 30737800 t fired, 31 attempts, .
58 EF STEQ 330/1470 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 329/1470 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 29976201 t fired, 30 attempts, .

Time elapsed: 332 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 6/326 3/32 EisenbergMcGuire-PT-07-CTLFireability-08 467867 m, 87764 m/sec, 1349328 t fired, .
55 EF FNDP 335/3268 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 31180396 t fired, 32 attempts, .
58 EF STEQ 335/1469 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 334/1469 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 30423673 t fired, 31 attempts, .

Time elapsed: 337 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 11/326 5/32 EisenbergMcGuire-PT-07-CTLFireability-08 858428 m, 78112 m/sec, 2569089 t fired, .
55 EF FNDP 340/3263 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 31619169 t fired, 32 attempts, .
58 EF STEQ 340/1464 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 339/1464 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 30870989 t fired, 31 attempts, .

Time elapsed: 342 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 16/326 7/32 EisenbergMcGuire-PT-07-CTLFireability-08 1206339 m, 69582 m/sec, 3792093 t fired, .
55 EF FNDP 345/3258 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 32060422 t fired, 33 attempts, .
58 EF STEQ 345/1459 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 344/1459 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 31317773 t fired, 32 attempts, .

Time elapsed: 347 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 21/326 9/32 EisenbergMcGuire-PT-07-CTLFireability-08 1545390 m, 67810 m/sec, 4999059 t fired, .
55 EF FNDP 350/3253 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 32500083 t fired, 33 attempts, .
58 EF STEQ 350/1454 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 349/1454 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 31764170 t fired, 32 attempts, .

Time elapsed: 352 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 26/326 11/32 EisenbergMcGuire-PT-07-CTLFireability-08 1887212 m, 68364 m/sec, 6189658 t fired, .
55 EF FNDP 355/3248 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 32940124 t fired, 33 attempts, .
58 EF STEQ 355/1449 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 354/1449 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 32210580 t fired, 33 attempts, .

Time elapsed: 357 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 31/326 12/32 EisenbergMcGuire-PT-07-CTLFireability-08 2215979 m, 65753 m/sec, 7382650 t fired, .
55 EF FNDP 360/3243 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 33379792 t fired, 34 attempts, .
58 EF STEQ 360/1444 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 359/1444 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 32656908 t fired, 33 attempts, .

Time elapsed: 362 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 36/326 14/32 EisenbergMcGuire-PT-07-CTLFireability-08 2544668 m, 65737 m/sec, 8550926 t fired, .
55 EF FNDP 365/3238 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 33818892 t fired, 34 attempts, .
58 EF STEQ 365/1439 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 364/1439 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 33103467 t fired, 34 attempts, .

Time elapsed: 367 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 41/326 16/32 EisenbergMcGuire-PT-07-CTLFireability-08 2860071 m, 63080 m/sec, 9726463 t fired, .
55 EF FNDP 370/3233 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 34259901 t fired, 35 attempts, .
58 EF STEQ 370/1434 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 369/1434 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 33550532 t fired, 34 attempts, .

Time elapsed: 372 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 46/326 17/32 EisenbergMcGuire-PT-07-CTLFireability-08 3172146 m, 62415 m/sec, 10906550 t fired, .
55 EF FNDP 375/3228 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 34701879 t fired, 35 attempts, .
58 EF STEQ 375/1429 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 374/1429 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 33994934 t fired, 34 attempts, .

Time elapsed: 377 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 51/326 19/32 EisenbergMcGuire-PT-07-CTLFireability-08 3481970 m, 61964 m/sec, 12082258 t fired, .
55 EF FNDP 380/3223 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 35144558 t fired, 36 attempts, .
58 EF STEQ 380/1424 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 379/1424 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 34439038 t fired, 35 attempts, .

Time elapsed: 382 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 56/326 21/32 EisenbergMcGuire-PT-07-CTLFireability-08 3782060 m, 60018 m/sec, 13258828 t fired, .
55 EF FNDP 385/3218 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 35586543 t fired, 36 attempts, .
58 EF STEQ 385/1419 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 384/1419 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 34883205 t fired, 35 attempts, .

Time elapsed: 387 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 61/326 22/32 EisenbergMcGuire-PT-07-CTLFireability-08 4049657 m, 53519 m/sec, 14494108 t fired, .
55 EF FNDP 390/3213 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 36027340 t fired, 37 attempts, .
58 EF STEQ 390/1414 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 389/1414 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 35326800 t fired, 36 attempts, .

Time elapsed: 392 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 66/326 23/32 EisenbergMcGuire-PT-07-CTLFireability-08 4336181 m, 57304 m/sec, 15674960 t fired, .
55 EF FNDP 395/3208 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 36465804 t fired, 37 attempts, .
58 EF STEQ 395/1409 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 394/1409 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 35769574 t fired, 36 attempts, .

Time elapsed: 397 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 71/326 25/32 EisenbergMcGuire-PT-07-CTLFireability-08 4614864 m, 55736 m/sec, 16843914 t fired, .
55 EF FNDP 400/3203 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 36901498 t fired, 37 attempts, .
58 EF STEQ 400/1404 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 399/1404 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 36212428 t fired, 37 attempts, .

Time elapsed: 402 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 76/326 26/32 EisenbergMcGuire-PT-07-CTLFireability-08 4883093 m, 53645 m/sec, 18041039 t fired, .
55 EF FNDP 405/3198 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 37337818 t fired, 38 attempts, .
58 EF STEQ 405/1399 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 404/1399 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 36655649 t fired, 37 attempts, .

Time elapsed: 407 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 81/326 28/32 EisenbergMcGuire-PT-07-CTLFireability-08 5158494 m, 55080 m/sec, 19222106 t fired, .
55 EF FNDP 410/3193 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 37773666 t fired, 38 attempts, .
58 EF STEQ 410/1394 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 409/1394 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 37099354 t fired, 38 attempts, .

Time elapsed: 412 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 86/326 29/32 EisenbergMcGuire-PT-07-CTLFireability-08 5433086 m, 54918 m/sec, 20392324 t fired, .
55 EF FNDP 415/3188 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 38209132 t fired, 39 attempts, .
58 EF STEQ 415/1389 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 414/1389 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 37542884 t fired, 38 attempts, .

Time elapsed: 417 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 91/326 30/32 EisenbergMcGuire-PT-07-CTLFireability-08 5706212 m, 54625 m/sec, 21597078 t fired, .
55 EF FNDP 420/3183 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 38651469 t fired, 39 attempts, .
58 EF STEQ 420/1384 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 419/1384 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 37981682 t fired, 38 attempts, .

Time elapsed: 422 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 96/326 32/32 EisenbergMcGuire-PT-07-CTLFireability-08 5984274 m, 55612 m/sec, 22812753 t fired, .
55 EF FNDP 425/3178 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 39099932 t fired, 40 attempts, .
58 EF STEQ 425/1379 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 424/1379 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 38414189 t fired, 39 attempts, .

Time elapsed: 427 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: CANCELED task # 28 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 430/3173 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 39548251 t fired, 40 attempts, .
58 EF STEQ 430/1374 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 429/1374 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 38845583 t fired, 39 attempts, .

Time elapsed: 432 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: LAUNCH task # 17 (type EXCL) for 12 EisenbergMcGuire-PT-07-CTLFireability-04
lola: time limit : 352 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/352 3/32 EisenbergMcGuire-PT-07-CTLFireability-04 537719 m, 107543 m/sec, 1252231 t fired, .
55 EF FNDP 435/3168 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 39995766 t fired, 40 attempts, .
58 EF STEQ 435/1369 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 434/1369 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 39277788 t fired, 40 attempts, .

Time elapsed: 437 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/352 6/32 EisenbergMcGuire-PT-07-CTLFireability-04 995892 m, 91634 m/sec, 2451705 t fired, .
55 EF FNDP 440/3163 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 40443120 t fired, 41 attempts, .
58 EF STEQ 440/1364 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 439/1364 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 39708765 t fired, 40 attempts, .

Time elapsed: 442 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/352 8/32 EisenbergMcGuire-PT-07-CTLFireability-04 1417943 m, 84410 m/sec, 3634270 t fired, .
55 EF FNDP 445/3158 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 40891423 t fired, 41 attempts, .
58 EF STEQ 445/1359 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 444/1359 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 40142626 t fired, 41 attempts, .

Time elapsed: 447 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/352 10/32 EisenbergMcGuire-PT-07-CTLFireability-04 1819832 m, 80377 m/sec, 4802020 t fired, .
55 EF FNDP 450/3153 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 41339146 t fired, 42 attempts, .
58 EF STEQ 450/1354 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 449/1354 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 40576592 t fired, 41 attempts, .

Time elapsed: 452 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/352 12/32 EisenbergMcGuire-PT-07-CTLFireability-04 2197007 m, 75435 m/sec, 5969899 t fired, .
55 EF FNDP 455/3148 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 41788028 t fired, 42 attempts, .
58 EF STEQ 455/1349 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 454/1349 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 41012526 t fired, 42 attempts, .

Time elapsed: 457 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/352 14/32 EisenbergMcGuire-PT-07-CTLFireability-04 2565977 m, 73794 m/sec, 7120695 t fired, .
55 EF FNDP 460/3143 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 42236476 t fired, 43 attempts, .
58 EF STEQ 460/1344 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 459/1344 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 41448025 t fired, 42 attempts, .

Time elapsed: 462 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/352 15/32 EisenbergMcGuire-PT-07-CTLFireability-04 2899206 m, 66645 m/sec, 8281798 t fired, .
55 EF FNDP 465/3138 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 42685133 t fired, 43 attempts, .
58 EF STEQ 465/1339 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 464/1339 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 41883399 t fired, 42 attempts, .

Time elapsed: 467 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 40/352 17/32 EisenbergMcGuire-PT-07-CTLFireability-04 3227901 m, 65739 m/sec, 9435839 t fired, .
55 EF FNDP 470/3133 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 43133560 t fired, 44 attempts, .
58 EF STEQ 470/1334 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 469/1334 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 42319478 t fired, 43 attempts, .

Time elapsed: 472 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 45/352 19/32 EisenbergMcGuire-PT-07-CTLFireability-04 3539517 m, 62323 m/sec, 10604760 t fired, .
55 EF FNDP 475/3128 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 43582722 t fired, 44 attempts, .
58 EF STEQ 475/1329 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 474/1329 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 42759006 t fired, 43 attempts, .

Time elapsed: 477 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 50/352 20/32 EisenbergMcGuire-PT-07-CTLFireability-04 3852980 m, 62692 m/sec, 11751834 t fired, .
55 EF FNDP 480/3123 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 44027775 t fired, 45 attempts, .
58 EF STEQ 480/1324 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 479/1324 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 43206251 t fired, 44 attempts, .

Time elapsed: 482 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 55/352 22/32 EisenbergMcGuire-PT-07-CTLFireability-04 4167866 m, 62977 m/sec, 12893225 t fired, .
55 EF FNDP 485/3118 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 44471703 t fired, 45 attempts, .
58 EF STEQ 485/1319 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 484/1319 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 43652281 t fired, 44 attempts, .

Time elapsed: 487 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 60/352 24/32 EisenbergMcGuire-PT-07-CTLFireability-04 4484238 m, 63274 m/sec, 14028321 t fired, .
55 EF FNDP 490/3113 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 44915700 t fired, 45 attempts, .
58 EF STEQ 490/1314 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 489/1314 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 44098736 t fired, 45 attempts, .

Time elapsed: 492 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 65/352 25/32 EisenbergMcGuire-PT-07-CTLFireability-04 4785758 m, 60304 m/sec, 15167084 t fired, .
55 EF FNDP 495/3108 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 45359720 t fired, 46 attempts, .
58 EF STEQ 495/1309 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 494/1309 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 44545323 t fired, 45 attempts, .

Time elapsed: 497 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 70/352 27/32 EisenbergMcGuire-PT-07-CTLFireability-04 5095868 m, 62022 m/sec, 16284592 t fired, .
55 EF FNDP 500/3103 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 45802149 t fired, 46 attempts, .
58 EF STEQ 500/1304 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 499/1304 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 44991702 t fired, 45 attempts, .

Time elapsed: 502 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 75/352 28/32 EisenbergMcGuire-PT-07-CTLFireability-04 5399004 m, 60627 m/sec, 17411254 t fired, .
55 EF FNDP 505/3098 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 46246371 t fired, 47 attempts, .
58 EF STEQ 505/1299 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 504/1299 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 45437664 t fired, 46 attempts, .

Time elapsed: 507 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 80/352 30/32 EisenbergMcGuire-PT-07-CTLFireability-04 5706437 m, 61486 m/sec, 18532121 t fired, .
55 EF FNDP 510/3093 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 46689173 t fired, 47 attempts, .
58 EF STEQ 510/1294 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 509/1294 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 45883654 t fired, 46 attempts, .

Time elapsed: 512 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 85/352 31/32 EisenbergMcGuire-PT-07-CTLFireability-04 5992780 m, 57268 m/sec, 19665731 t fired, .
55 EF FNDP 515/3088 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 47132034 t fired, 48 attempts, .
58 EF STEQ 515/1289 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 514/1289 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 46329786 t fired, 47 attempts, .

Time elapsed: 517 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: CANCELED task # 17 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 520/3083 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 47575629 t fired, 48 attempts, .
58 EF STEQ 520/1284 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 519/1284 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 46776319 t fired, 47 attempts, .

Time elapsed: 522 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: LAUNCH task # 10 (type EXCL) for 9 EisenbergMcGuire-PT-07-CTLFireability-03
lola: time limit : 384 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/384 3/32 EisenbergMcGuire-PT-07-CTLFireability-03 389939 m, 77987 m/sec, 1118134 t fired, .
55 EF FNDP 525/3078 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 48019247 t fired, 49 attempts, .
58 EF STEQ 525/1279 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 524/1279 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 47222389 t fired, 48 attempts, .

Time elapsed: 527 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/384 5/32 EisenbergMcGuire-PT-07-CTLFireability-03 743686 m, 70749 m/sec, 2195717 t fired, .
55 EF FNDP 530/3073 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 48464297 t fired, 49 attempts, .
58 EF STEQ 530/1274 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 529/1274 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 47668643 t fired, 48 attempts, .

Time elapsed: 532 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/384 6/32 EisenbergMcGuire-PT-07-CTLFireability-03 1063070 m, 63876 m/sec, 3291428 t fired, .
55 EF FNDP 535/3068 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 48909155 t fired, 49 attempts, .
58 EF STEQ 535/1269 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 534/1269 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 48115264 t fired, 49 attempts, .

Time elapsed: 537 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/384 8/32 EisenbergMcGuire-PT-07-CTLFireability-03 1370880 m, 61562 m/sec, 4390537 t fired, .
55 EF FNDP 540/3063 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 49353276 t fired, 50 attempts, .
58 EF STEQ 540/1264 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 539/1264 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 48561612 t fired, 49 attempts, .

Time elapsed: 542 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/384 10/32 EisenbergMcGuire-PT-07-CTLFireability-03 1677786 m, 61381 m/sec, 5475186 t fired, .
55 EF FNDP 545/3058 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 49796063 t fired, 50 attempts, .
58 EF STEQ 545/1259 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 544/1259 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 49007648 t fired, 50 attempts, .

Time elapsed: 547 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/384 11/32 EisenbergMcGuire-PT-07-CTLFireability-03 1991605 m, 62763 m/sec, 6551862 t fired, .
55 EF FNDP 550/3053 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 50243298 t fired, 51 attempts, .
58 EF STEQ 550/1254 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 549/1254 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 49454398 t fired, 50 attempts, .

Time elapsed: 552 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/384 13/32 EisenbergMcGuire-PT-07-CTLFireability-03 2289647 m, 59608 m/sec, 7633697 t fired, .
55 EF FNDP 555/3048 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 50687008 t fired, 51 attempts, .
58 EF STEQ 555/1249 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 554/1249 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 49900886 t fired, 50 attempts, .

Time elapsed: 557 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/384 14/32 EisenbergMcGuire-PT-07-CTLFireability-03 2584338 m, 58938 m/sec, 8710010 t fired, .
55 EF FNDP 560/3043 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 51130385 t fired, 52 attempts, .
58 EF STEQ 560/1244 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 559/1244 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 50346576 t fired, 51 attempts, .

Time elapsed: 562 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/384 16/32 EisenbergMcGuire-PT-07-CTLFireability-03 2875131 m, 58158 m/sec, 9785287 t fired, .
55 EF FNDP 565/3038 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 51573590 t fired, 52 attempts, .
58 EF STEQ 565/1239 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 564/1239 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 50791690 t fired, 51 attempts, .

Time elapsed: 567 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/384 17/32 EisenbergMcGuire-PT-07-CTLFireability-03 3162084 m, 57390 m/sec, 10869203 t fired, .
55 EF FNDP 570/3033 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 52017884 t fired, 53 attempts, .
58 EF STEQ 570/1234 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 569/1234 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 51237926 t fired, 52 attempts, .

Time elapsed: 572 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/384 19/32 EisenbergMcGuire-PT-07-CTLFireability-03 3445703 m, 56723 m/sec, 11949226 t fired, .
55 EF FNDP 575/3028 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 52461358 t fired, 53 attempts, .
58 EF STEQ 575/1229 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 574/1229 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 51684307 t fired, 52 attempts, .

Time elapsed: 577 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/384 20/32 EisenbergMcGuire-PT-07-CTLFireability-03 3726043 m, 56068 m/sec, 13037209 t fired, .
55 EF FNDP 580/3023 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 52908396 t fired, 53 attempts, .
58 EF STEQ 580/1224 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 579/1224 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 52130313 t fired, 53 attempts, .

Time elapsed: 582 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/384 22/32 EisenbergMcGuire-PT-07-CTLFireability-03 3976210 m, 50033 m/sec, 14185457 t fired, .
55 EF FNDP 585/3018 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 53352180 t fired, 54 attempts, .
58 EF STEQ 585/1219 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 584/1219 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 52575680 t fired, 53 attempts, .

Time elapsed: 587 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/384 23/32 EisenbergMcGuire-PT-07-CTLFireability-03 4239835 m, 52725 m/sec, 15279574 t fired, .
55 EF FNDP 590/3013 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 53791988 t fired, 54 attempts, .
58 EF STEQ 590/1214 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 589/1214 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 53021124 t fired, 54 attempts, .

Time elapsed: 592 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/384 24/32 EisenbergMcGuire-PT-07-CTLFireability-03 4501445 m, 52322 m/sec, 16375736 t fired, .
55 EF FNDP 595/3008 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 54233643 t fired, 55 attempts, .
58 EF STEQ 595/1209 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 594/1209 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 53464340 t fired, 54 attempts, .

Time elapsed: 597 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 80/384 26/32 EisenbergMcGuire-PT-07-CTLFireability-03 4756469 m, 51004 m/sec, 17477594 t fired, .
55 EF FNDP 600/3003 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 54673315 t fired, 55 attempts, .
58 EF STEQ 600/1204 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 599/1204 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 53907971 t fired, 54 attempts, .

Time elapsed: 602 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 85/384 27/32 EisenbergMcGuire-PT-07-CTLFireability-03 5014792 m, 51664 m/sec, 18590731 t fired, .
55 EF FNDP 605/2998 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 55115781 t fired, 56 attempts, .
58 EF STEQ 605/1199 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 604/1199 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 54349868 t fired, 55 attempts, .

Time elapsed: 607 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 90/384 28/32 EisenbergMcGuire-PT-07-CTLFireability-03 5277193 m, 52480 m/sec, 19716022 t fired, .
55 EF FNDP 610/2993 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 55566523 t fired, 56 attempts, .
58 EF STEQ 610/1194 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 609/1194 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 54786717 t fired, 55 attempts, .

Time elapsed: 612 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 95/384 30/32 EisenbergMcGuire-PT-07-CTLFireability-03 5525929 m, 49747 m/sec, 20825940 t fired, .
55 EF FNDP 615/2988 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 56006697 t fired, 57 attempts, .
58 EF STEQ 615/1189 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 614/1189 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 55232359 t fired, 56 attempts, .

Time elapsed: 617 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 100/384 31/32 EisenbergMcGuire-PT-07-CTLFireability-03 5782019 m, 51218 m/sec, 21927130 t fired, .
55 EF FNDP 620/2983 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 56448805 t fired, 57 attempts, .
58 EF STEQ 620/1184 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 619/1184 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 55678193 t fired, 56 attempts, .

Time elapsed: 622 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 105/384 32/32 EisenbergMcGuire-PT-07-CTLFireability-03 6034749 m, 50546 m/sec, 23025386 t fired, .
55 EF FNDP 625/2978 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 56887857 t fired, 57 attempts, .
58 EF STEQ 625/1179 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 624/1179 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 56123528 t fired, 57 attempts, .

Time elapsed: 627 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: CANCELED task # 10 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 630/2973 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 57327662 t fired, 58 attempts, .
58 EF STEQ 630/1174 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 629/1174 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 56568343 t fired, 57 attempts, .

Time elapsed: 632 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: LAUNCH task # 7 (type EXCL) for 6 EisenbergMcGuire-PT-07-CTLFireability-02
lola: time limit : 424 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/424 4/32 EisenbergMcGuire-PT-07-CTLFireability-02 645655 m, 129131 m/sec, 1301939 t fired, .
55 EF FNDP 635/2968 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 57765846 t fired, 58 attempts, .
58 EF STEQ 635/1169 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 634/1169 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 57015059 t fired, 58 attempts, .

Time elapsed: 637 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/424 8/32 EisenbergMcGuire-PT-07-CTLFireability-02 1216661 m, 114201 m/sec, 2609117 t fired, .
55 EF FNDP 640/2963 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 58208830 t fired, 59 attempts, .
58 EF STEQ 640/1164 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 639/1164 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 57461115 t fired, 58 attempts, .

Time elapsed: 642 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/424 11/32 EisenbergMcGuire-PT-07-CTLFireability-02 1766139 m, 109895 m/sec, 3885546 t fired, .
55 EF FNDP 645/2958 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 58645287 t fired, 59 attempts, .
58 EF STEQ 645/1159 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 644/1159 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 57905746 t fired, 58 attempts, .

Time elapsed: 647 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/424 14/32 EisenbergMcGuire-PT-07-CTLFireability-02 2321790 m, 111130 m/sec, 5195789 t fired, .
55 EF FNDP 650/2953 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 59090334 t fired, 60 attempts, .
58 EF STEQ 650/1154 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 649/1154 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 58349880 t fired, 59 attempts, .

Time elapsed: 652 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/424 18/32 EisenbergMcGuire-PT-07-CTLFireability-02 2861655 m, 107973 m/sec, 6509503 t fired, .
55 EF FNDP 655/2948 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 59540228 t fired, 60 attempts, .
58 EF STEQ 655/1149 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 654/1149 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 58789890 t fired, 59 attempts, .

Time elapsed: 657 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/424 21/32 EisenbergMcGuire-PT-07-CTLFireability-02 3391464 m, 105961 m/sec, 7819015 t fired, .
55 EF FNDP 660/2943 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 59991225 t fired, 60 attempts, .
58 EF STEQ 660/1144 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 659/1144 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 59227945 t fired, 60 attempts, .

Time elapsed: 662 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/424 24/32 EisenbergMcGuire-PT-07-CTLFireability-02 3907278 m, 103162 m/sec, 9105446 t fired, .
55 EF FNDP 665/2938 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 60441880 t fired, 61 attempts, .
58 EF STEQ 665/1139 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 664/1139 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 59665016 t fired, 60 attempts, .

Time elapsed: 667 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/424 27/32 EisenbergMcGuire-PT-07-CTLFireability-02 4420006 m, 102545 m/sec, 10384153 t fired, .
55 EF FNDP 670/2933 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 60893672 t fired, 61 attempts, .
58 EF STEQ 670/1134 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 669/1134 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 60101309 t fired, 61 attempts, .

Time elapsed: 672 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/424 30/32 EisenbergMcGuire-PT-07-CTLFireability-02 4926712 m, 101341 m/sec, 11656379 t fired, .
55 EF FNDP 675/2928 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 61342165 t fired, 62 attempts, .
58 EF STEQ 675/1129 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 674/1129 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 60542042 t fired, 61 attempts, .

Time elapsed: 677 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/424 32/32 EisenbergMcGuire-PT-07-CTLFireability-02 5429185 m, 100494 m/sec, 12942585 t fired, .
55 EF FNDP 680/2923 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 61793477 t fired, 62 attempts, .
58 EF STEQ 680/1124 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 679/1124 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 60975730 t fired, 61 attempts, .

Time elapsed: 682 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: CANCELED task # 7 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 685/2918 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 62246248 t fired, 63 attempts, .
58 EF STEQ 685/1119 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 684/1119 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 61412134 t fired, 62 attempts, .

Time elapsed: 687 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: LAUNCH task # 4 (type EXCL) for 3 EisenbergMcGuire-PT-07-CTLFireability-01
lola: time limit : 485 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/485 4/32 EisenbergMcGuire-PT-07-CTLFireability-01 543832 m, 108766 m/sec, 1071390 t fired, .
55 EF FNDP 690/2913 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 62706305 t fired, 63 attempts, .
58 EF STEQ 690/1114 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 689/1114 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 61786678 t fired, 62 attempts, .

Time elapsed: 692 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/485 7/32 EisenbergMcGuire-PT-07-CTLFireability-01 1120854 m, 115404 m/sec, 2382895 t fired, .
55 EF FNDP 695/2908 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 63157502 t fired, 64 attempts, .
58 EF STEQ 695/1109 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 694/1109 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 62220501 t fired, 63 attempts, .

Time elapsed: 697 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/485 10/32 EisenbergMcGuire-PT-07-CTLFireability-01 1671150 m, 110059 m/sec, 3678605 t fired, .
55 EF FNDP 700/2903 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 63609726 t fired, 64 attempts, .
58 EF STEQ 700/1104 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 699/1104 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 62655868 t fired, 63 attempts, .

Time elapsed: 702 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/485 14/32 EisenbergMcGuire-PT-07-CTLFireability-01 2221648 m, 110099 m/sec, 4974281 t fired, .
55 EF FNDP 705/2898 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 64063318 t fired, 65 attempts, .
58 EF STEQ 705/1099 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 704/1099 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 63088947 t fired, 64 attempts, .

Time elapsed: 707 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/485 17/32 EisenbergMcGuire-PT-07-CTLFireability-01 2763614 m, 108393 m/sec, 6276614 t fired, .
55 EF FNDP 710/2893 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 64515211 t fired, 65 attempts, .
58 EF STEQ 710/1094 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 709/1094 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 63521934 t fired, 64 attempts, .

Time elapsed: 712 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/485 20/32 EisenbergMcGuire-PT-07-CTLFireability-01 3283087 m, 103894 m/sec, 7560164 t fired, .
55 EF FNDP 715/2888 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 64966445 t fired, 65 attempts, .
58 EF STEQ 715/1089 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 714/1089 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 63955414 t fired, 64 attempts, .

Time elapsed: 717 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/485 23/32 EisenbergMcGuire-PT-07-CTLFireability-01 3712524 m, 85887 m/sec, 8631119 t fired, .
55 EF FNDP 720/2883 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 65423428 t fired, 66 attempts, .
58 EF STEQ 720/1084 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 719/1084 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 64321601 t fired, 65 attempts, .

Time elapsed: 722 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/485 25/32 EisenbergMcGuire-PT-07-CTLFireability-01 4095156 m, 76526 m/sec, 9579594 t fired, .
55 EF FNDP 725/2878 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 65772065 t fired, 66 attempts, .
58 EF STEQ 725/1079 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 724/1079 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 64721858 t fired, 65 attempts, .

Time elapsed: 727 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/485 28/32 EisenbergMcGuire-PT-07-CTLFireability-01 4596376 m, 100244 m/sec, 10850387 t fired, .
55 EF FNDP 730/2873 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 66222946 t fired, 67 attempts, .
58 EF STEQ 730/1074 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 729/1074 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 65150727 t fired, 66 attempts, .

Time elapsed: 732 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/485 30/32 EisenbergMcGuire-PT-07-CTLFireability-01 5097583 m, 100241 m/sec, 12102919 t fired, .
55 EF FNDP 735/2868 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 66673440 t fired, 67 attempts, .
58 EF STEQ 735/1069 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 734/1069 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 65573645 t fired, 66 attempts, .

Time elapsed: 737 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: CANCELED task # 4 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 740/2863 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 67123376 t fired, 68 attempts, .
58 EF STEQ 740/1064 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 739/1064 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 66002293 t fired, 67 attempts, .

Time elapsed: 742 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: LAUNCH task # 57 (type EXCL) for 12 EisenbergMcGuire-PT-07-CTLFireability-04
lola: time limit : 571 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 745/2858 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 67574236 t fired, 68 attempts, .
57 LTL EXCL 5/571 2/32 EisenbergMcGuire-PT-07-CTLFireability-04 179880 m, 35976 m/sec, 452421 t fired, .
58 EF STEQ 745/1059 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 744/1059 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 66435034 t fired, 67 attempts, .

Time elapsed: 747 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 750/2853 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 68028261 t fired, 69 attempts, .
57 LTL EXCL 10/571 3/32 EisenbergMcGuire-PT-07-CTLFireability-04 346358 m, 33295 m/sec, 928535 t fired, .
58 EF STEQ 750/1054 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 749/1054 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 66813446 t fired, 67 attempts, .

Time elapsed: 752 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 755/2848 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 68302151 t fired, 69 attempts, .
57 LTL EXCL 15/571 4/32 EisenbergMcGuire-PT-07-CTLFireability-04 505790 m, 31886 m/sec, 1428423 t fired, .
58 EF STEQ 755/1049 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 754/1049 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 67040051 t fired, 68 attempts, .

Time elapsed: 757 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 760/2843 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 68536371 t fired, 69 attempts, .
57 LTL EXCL 20/571 6/32 EisenbergMcGuire-PT-07-CTLFireability-04 656261 m, 30094 m/sec, 1896210 t fired, .
58 EF STEQ 760/1044 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 759/1044 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 67293044 t fired, 68 attempts, .

Time elapsed: 762 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 765/2838 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 68773692 t fired, 69 attempts, .
57 LTL EXCL 25/571 7/32 EisenbergMcGuire-PT-07-CTLFireability-04 814139 m, 31575 m/sec, 2413648 t fired, .
58 EF STEQ 765/1039 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 764/1039 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 67524264 t fired, 68 attempts, .

Time elapsed: 767 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 770/2833 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 69009234 t fired, 70 attempts, .
57 LTL EXCL 30/571 8/32 EisenbergMcGuire-PT-07-CTLFireability-04 970197 m, 31211 m/sec, 2902180 t fired, .
58 EF STEQ 770/1034 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 769/1034 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 67756193 t fired, 68 attempts, .

Time elapsed: 772 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 775/2828 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 69246499 t fired, 70 attempts, .
57 LTL EXCL 35/571 9/32 EisenbergMcGuire-PT-07-CTLFireability-04 1123626 m, 30685 m/sec, 3436691 t fired, .
58 EF STEQ 775/1029 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 774/1029 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 67986700 t fired, 68 attempts, .

Time elapsed: 777 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 780/2823 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 69482906 t fired, 70 attempts, .
57 LTL EXCL 40/571 10/32 EisenbergMcGuire-PT-07-CTLFireability-04 1276691 m, 30613 m/sec, 3966820 t fired, .
58 EF STEQ 780/1024 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 779/1024 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 68217950 t fired, 69 attempts, .

Time elapsed: 782 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 785/2818 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 69720351 t fired, 70 attempts, .
57 LTL EXCL 45/571 11/32 EisenbergMcGuire-PT-07-CTLFireability-04 1424872 m, 29636 m/sec, 4473194 t fired, .
58 EF STEQ 785/1019 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 784/1019 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 68448521 t fired, 69 attempts, .

Time elapsed: 787 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 790/2813 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 69955304 t fired, 70 attempts, .
57 LTL EXCL 50/571 12/32 EisenbergMcGuire-PT-07-CTLFireability-04 1572904 m, 29606 m/sec, 5002720 t fired, .
58 EF STEQ 790/1014 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 789/1014 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 68679712 t fired, 69 attempts, .

Time elapsed: 792 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 795/2808 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 70190078 t fired, 71 attempts, .
57 LTL EXCL 55/571 13/32 EisenbergMcGuire-PT-07-CTLFireability-04 1712199 m, 27859 m/sec, 5536004 t fired, .
58 EF STEQ 795/1009 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 794/1009 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 68908506 t fired, 69 attempts, .

Time elapsed: 797 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 800/2803 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 70424994 t fired, 71 attempts, .
57 LTL EXCL 60/571 15/32 EisenbergMcGuire-PT-07-CTLFireability-04 1860545 m, 29669 m/sec, 6046723 t fired, .
58 EF STEQ 800/1004 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 799/1004 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 69138151 t fired, 70 attempts, .

Time elapsed: 802 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 805/2798 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 70659460 t fired, 71 attempts, .
57 LTL EXCL 65/571 16/32 EisenbergMcGuire-PT-07-CTLFireability-04 1995606 m, 27012 m/sec, 6605326 t fired, .
58 EF STEQ 805/999 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 804/999 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 69366075 t fired, 70 attempts, .

Time elapsed: 807 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 810/2793 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 70895043 t fired, 71 attempts, .
57 LTL EXCL 70/571 17/32 EisenbergMcGuire-PT-07-CTLFireability-04 2139957 m, 28870 m/sec, 7132038 t fired, .
58 EF STEQ 810/994 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 809/994 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 69595662 t fired, 70 attempts, .

Time elapsed: 812 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 815/2788 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 71129415 t fired, 72 attempts, .
57 LTL EXCL 75/571 18/32 EisenbergMcGuire-PT-07-CTLFireability-04 2291985 m, 30405 m/sec, 7768541 t fired, .
58 EF STEQ 815/989 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 814/989 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 69826179 t fired, 70 attempts, .

Time elapsed: 817 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 820/2783 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 71364096 t fired, 72 attempts, .
57 LTL EXCL 80/571 19/32 EisenbergMcGuire-PT-07-CTLFireability-04 2428335 m, 27270 m/sec, 8269869 t fired, .
58 EF STEQ 820/984 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 819/984 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 70055886 t fired, 71 attempts, .

Time elapsed: 822 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 825/2778 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 71599596 t fired, 72 attempts, .
57 LTL EXCL 85/571 20/32 EisenbergMcGuire-PT-07-CTLFireability-04 2568283 m, 27989 m/sec, 8794508 t fired, .
58 EF STEQ 825/979 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 824/979 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 70285213 t fired, 71 attempts, .

Time elapsed: 827 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 830/2773 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 71833419 t fired, 72 attempts, .
57 LTL EXCL 90/571 21/32 EisenbergMcGuire-PT-07-CTLFireability-04 2712468 m, 28837 m/sec, 9347761 t fired, .
58 EF STEQ 830/974 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 829/974 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 70514271 t fired, 71 attempts, .

Time elapsed: 832 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 835/2768 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 72066759 t fired, 73 attempts, .
57 LTL EXCL 95/571 22/32 EisenbergMcGuire-PT-07-CTLFireability-04 2851759 m, 27858 m/sec, 9884367 t fired, .
58 EF STEQ 835/969 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 834/969 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 70743444 t fired, 71 attempts, .

Time elapsed: 837 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 840/2763 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 72301609 t fired, 73 attempts, .
57 LTL EXCL 100/571 23/32 EisenbergMcGuire-PT-07-CTLFireability-04 2995779 m, 28804 m/sec, 10418127 t fired, .
58 EF STEQ 840/964 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 839/964 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 70972189 t fired, 71 attempts, .

Time elapsed: 842 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 845/2758 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 72535943 t fired, 73 attempts, .
57 LTL EXCL 105/571 24/32 EisenbergMcGuire-PT-07-CTLFireability-04 3133185 m, 27481 m/sec, 10981560 t fired, .
58 EF STEQ 845/959 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 844/959 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 71201727 t fired, 72 attempts, .

Time elapsed: 847 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 850/2753 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 72769872 t fired, 73 attempts, .
57 LTL EXCL 110/571 25/32 EisenbergMcGuire-PT-07-CTLFireability-04 3277015 m, 28766 m/sec, 11502309 t fired, .
58 EF STEQ 850/954 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 849/954 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 71431051 t fired, 72 attempts, .

Time elapsed: 852 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 855/2748 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 72999759 t fired, 73 attempts, .
57 LTL EXCL 115/571 26/32 EisenbergMcGuire-PT-07-CTLFireability-04 3410158 m, 26628 m/sec, 11989876 t fired, .
58 EF STEQ 855/949 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 854/949 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 71830371 t fired, 72 attempts, .

Time elapsed: 857 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 860/2743 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 73231135 t fired, 74 attempts, .
57 LTL EXCL 120/571 27/32 EisenbergMcGuire-PT-07-CTLFireability-04 3547507 m, 27469 m/sec, 12541630 t fired, .
58 EF STEQ 860/944 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 859/944 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 72125794 t fired, 73 attempts, .

Time elapsed: 862 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 865/2738 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 73672073 t fired, 74 attempts, .
57 LTL EXCL 125/571 28/32 EisenbergMcGuire-PT-07-CTLFireability-04 3620810 m, 14660 m/sec, 12854998 t fired, .
58 EF STEQ 865/939 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 864/939 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 72347717 t fired, 73 attempts, .

Time elapsed: 867 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 870/2733 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 73909873 t fired, 74 attempts, .
57 LTL EXCL 130/571 29/32 EisenbergMcGuire-PT-07-CTLFireability-04 3754096 m, 26657 m/sec, 13403419 t fired, .
58 EF STEQ 870/934 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 869/934 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 72577574 t fired, 73 attempts, .

Time elapsed: 872 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 875/2728 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 74144562 t fired, 75 attempts, .
57 LTL EXCL 135/571 29/32 EisenbergMcGuire-PT-07-CTLFireability-04 3876482 m, 24477 m/sec, 13940243 t fired, .
58 EF STEQ 875/929 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 874/929 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 72808696 t fired, 73 attempts, .

Time elapsed: 877 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 880/2723 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 74382952 t fired, 75 attempts, .
57 LTL EXCL 140/571 31/32 EisenbergMcGuire-PT-07-CTLFireability-04 4017241 m, 28151 m/sec, 14487502 t fired, .
58 EF STEQ 880/924 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 879/924 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 73038198 t fired, 74 attempts, .

Time elapsed: 882 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 885/2718 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 74617917 t fired, 75 attempts, .
57 LTL EXCL 145/571 32/32 EisenbergMcGuire-PT-07-CTLFireability-04 4153489 m, 27249 m/sec, 15031082 t fired, .
58 EF STEQ 885/919 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 884/919 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 73268040 t fired, 74 attempts, .

Time elapsed: 887 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: CANCELED task # 57 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 3 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 890/2713 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 74856368 t fired, 75 attempts, .
58 EF STEQ 890/914 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 889/914 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 73502158 t fired, 74 attempts, .

Time elapsed: 892 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: LAUNCH task # 63 (type EXCL) for 45 EisenbergMcGuire-PT-07-CTLFireability-12
lola: time limit : 677 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 895/2708 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 75322566 t fired, 76 attempts, .
58 EF STEQ 895/909 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 894/909 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 73726093 t fired, 74 attempts, .
63 EF EXCL 5/677 1/32 EisenbergMcGuire-PT-07-CTLFireability-12 158382 m, 31676 m/sec, 311203 t fired, .

Time elapsed: 897 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 2 0 2 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 2 2 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 900/2703 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 75788757 t fired, 76 attempts, .
58 EF STEQ 900/904 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 sara is running.
61 EF FNDP 899/904 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 73950166 t fired, 74 attempts, .
63 EF EXCL 10/677 2/32 EisenbergMcGuire-PT-07-CTLFireability-12 314112 m, 31146 m/sec, 624498 t fired, .

Time elapsed: 902 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: CANCELED task # 58 (type EQUN) for EisenbergMcGuire-PT-07-CTLFireability-06 (local timeout)
lola: CANCELED task # 61 (type FNDP) for EisenbergMcGuire-PT-07-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 2 1 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 2 1 0 1 1 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 905/2698 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 76044091 t fired, 77 attempts, .
63 EF EXCL 15/677 3/32 EisenbergMcGuire-PT-07-CTLFireability-12 614703 m, 60118 m/sec, 1228602 t fired, .

Time elapsed: 907 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: LAUNCH task # 62 (type EQUN) for 45 EisenbergMcGuire-PT-07-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 45 EisenbergMcGuire-PT-07-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 61 (type FNDP) for EisenbergMcGuire-PT-07-CTLFireability-12
lola: result : unknown
lola: fired transitions : 74176620
lola: tried executions : 76
lola: time used : 904.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 64 (type SRCH) for EisenbergMcGuire-PT-07-CTLFireability-12
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EQUN) for 19 EisenbergMcGuire-PT-07-CTLFireability-06
lola: time limit : 2693 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/374/CTLFireability-58.sara.
lola: FINISHED task # 58 (type EQUN) for EisenbergMcGuire-PT-07-CTLFireability-06
lola: result : unknown
sara: try reading problem file /home/mcc/execution/374/CTLFireability-62.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 910/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 76305223 t fired, 77 attempts, .
62 EF STEQ 5/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 20/677 4/32 EisenbergMcGuire-PT-07-CTLFireability-12 786746 m, 34408 m/sec, 1577383 t fired, .

Time elapsed: 912 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 915/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 76537735 t fired, 77 attempts, .
62 EF STEQ 10/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 25/677 5/32 EisenbergMcGuire-PT-07-CTLFireability-12 1028068 m, 48264 m/sec, 2063993 t fired, .

Time elapsed: 917 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 920/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 76772204 t fired, 77 attempts, .
62 EF STEQ 15/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 30/677 6/32 EisenbergMcGuire-PT-07-CTLFireability-12 1324052 m, 59196 m/sec, 2662881 t fired, .

Time elapsed: 922 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 925/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 77048708 t fired, 78 attempts, .
62 EF STEQ 20/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 35/677 8/32 EisenbergMcGuire-PT-07-CTLFireability-12 1631693 m, 61528 m/sec, 3293834 t fired, .

Time elapsed: 927 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 930/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 77456102 t fired, 78 attempts, .
62 EF STEQ 25/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 40/677 9/32 EisenbergMcGuire-PT-07-CTLFireability-12 1946357 m, 62932 m/sec, 3932033 t fired, .

Time elapsed: 932 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 935/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 77776347 t fired, 78 attempts, .
62 EF STEQ 30/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 45/677 10/32 EisenbergMcGuire-PT-07-CTLFireability-12 2265178 m, 63764 m/sec, 4580056 t fired, .

Time elapsed: 937 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 940/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 78011240 t fired, 79 attempts, .
62 EF STEQ 35/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 50/677 12/32 EisenbergMcGuire-PT-07-CTLFireability-12 2581814 m, 63327 m/sec, 5227904 t fired, .

Time elapsed: 942 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 945/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 78283149 t fired, 79 attempts, .
62 EF STEQ 40/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 55/677 13/32 EisenbergMcGuire-PT-07-CTLFireability-12 2901880 m, 64013 m/sec, 5884347 t fired, .

Time elapsed: 947 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 950/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 78612604 t fired, 79 attempts, .
62 EF STEQ 45/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 60/677 14/32 EisenbergMcGuire-PT-07-CTLFireability-12 3121571 m, 43938 m/sec, 6342892 t fired, .

Time elapsed: 952 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 955/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 78879930 t fired, 79 attempts, .
62 EF STEQ 50/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 65/677 15/32 EisenbergMcGuire-PT-07-CTLFireability-12 3299662 m, 35618 m/sec, 6713568 t fired, .

Time elapsed: 957 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 960/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 79355758 t fired, 80 attempts, .
62 EF STEQ 55/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 70/677 16/32 EisenbergMcGuire-PT-07-CTLFireability-12 3613506 m, 62768 m/sec, 7371446 t fired, .

Time elapsed: 962 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 965/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 79830132 t fired, 80 attempts, .
62 EF STEQ 60/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 75/677 18/32 EisenbergMcGuire-PT-07-CTLFireability-12 3928237 m, 62946 m/sec, 8054636 t fired, .

Time elapsed: 967 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 970/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 80304351 t fired, 81 attempts, .
62 EF STEQ 65/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 80/677 19/32 EisenbergMcGuire-PT-07-CTLFireability-12 4247844 m, 63921 m/sec, 8753117 t fired, .

Time elapsed: 972 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 975/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 80778107 t fired, 81 attempts, .
62 EF STEQ 70/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 85/677 21/32 EisenbergMcGuire-PT-07-CTLFireability-12 4563806 m, 63192 m/sec, 9469399 t fired, .

Time elapsed: 977 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 980/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 81251031 t fired, 82 attempts, .
62 EF STEQ 75/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 90/677 22/32 EisenbergMcGuire-PT-07-CTLFireability-12 4867686 m, 60776 m/sec, 10205258 t fired, .

Time elapsed: 982 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
sara: warning, failure of lp_solve (at job 9058)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 985/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 81724774 t fired, 82 attempts, .
62 EF STEQ 80/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 95/677 23/32 EisenbergMcGuire-PT-07-CTLFireability-12 5165811 m, 59625 m/sec, 10959361 t fired, .

Time elapsed: 987 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 990/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 82198463 t fired, 83 attempts, .
62 EF STEQ 85/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 100/677 25/32 EisenbergMcGuire-PT-07-CTLFireability-12 5452831 m, 57404 m/sec, 11751047 t fired, .

Time elapsed: 992 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 995/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 82671998 t fired, 83 attempts, .
62 EF STEQ 90/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 105/677 26/32 EisenbergMcGuire-PT-07-CTLFireability-12 5743745 m, 58182 m/sec, 12527483 t fired, .

Time elapsed: 997 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1000/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 83145877 t fired, 84 attempts, .
62 EF STEQ 95/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 110/677 27/32 EisenbergMcGuire-PT-07-CTLFireability-12 6029516 m, 57154 m/sec, 13315864 t fired, .

Time elapsed: 1002 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1005/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 83620342 t fired, 84 attempts, .
62 EF STEQ 100/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 115/677 28/32 EisenbergMcGuire-PT-07-CTLFireability-12 6320706 m, 58238 m/sec, 14128558 t fired, .

Time elapsed: 1007 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1010/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 84094568 t fired, 85 attempts, .
62 EF STEQ 105/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 120/677 30/32 EisenbergMcGuire-PT-07-CTLFireability-12 6607650 m, 57388 m/sec, 14920875 t fired, .

Time elapsed: 1012 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1015/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 84568292 t fired, 85 attempts, .
62 EF STEQ 110/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 125/677 31/32 EisenbergMcGuire-PT-07-CTLFireability-12 6907348 m, 59939 m/sec, 15691493 t fired, .

Time elapsed: 1017 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 2 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1020/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 85042002 t fired, 86 attempts, .
62 EF STEQ 115/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.
63 EF EXCL 130/677 32/32 EisenbergMcGuire-PT-07-CTLFireability-12 7193412 m, 57212 m/sec, 16502499 t fired, .

Time elapsed: 1022 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 63 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1025/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 85516966 t fired, 86 attempts, .
62 EF STEQ 120/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1027 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 1 (type EXCL) for 0 EisenbergMcGuire-PT-07-CTLFireability-00
lola: time limit : 857 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 5/857 3/32 EisenbergMcGuire-PT-07-CTLFireability-00 495108 m, 99021 m/sec, 1977734 t fired, .
55 EF FNDP 1030/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 85990805 t fired, 86 attempts, .
62 EF STEQ 125/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1032 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 10/857 5/32 EisenbergMcGuire-PT-07-CTLFireability-00 904148 m, 81808 m/sec, 3933452 t fired, .
55 EF FNDP 1035/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 86464198 t fired, 87 attempts, .
62 EF STEQ 130/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1037 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 15/857 7/32 EisenbergMcGuire-PT-07-CTLFireability-00 1289130 m, 76996 m/sec, 5931273 t fired, .
55 EF FNDP 1040/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 86938936 t fired, 87 attempts, .
62 EF STEQ 135/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1042 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 20/857 8/32 EisenbergMcGuire-PT-07-CTLFireability-00 1673520 m, 76878 m/sec, 7883589 t fired, .
55 EF FNDP 1045/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 87412947 t fired, 88 attempts, .
62 EF STEQ 140/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1047 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 25/857 10/32 EisenbergMcGuire-PT-07-CTLFireability-00 2047237 m, 74743 m/sec, 9859431 t fired, .
55 EF FNDP 1050/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 87886681 t fired, 88 attempts, .
62 EF STEQ 145/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1052 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 30/857 12/32 EisenbergMcGuire-PT-07-CTLFireability-00 2404518 m, 71456 m/sec, 11872161 t fired, .
55 EF FNDP 1055/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 88361225 t fired, 89 attempts, .
62 EF STEQ 150/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1057 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 35/857 13/32 EisenbergMcGuire-PT-07-CTLFireability-00 2770782 m, 73252 m/sec, 13843972 t fired, .
55 EF FNDP 1060/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 88836856 t fired, 89 attempts, .
62 EF STEQ 155/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1062 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 40/857 15/32 EisenbergMcGuire-PT-07-CTLFireability-00 3123992 m, 70642 m/sec, 15848424 t fired, .
55 EF FNDP 1065/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 89310957 t fired, 90 attempts, .
62 EF STEQ 160/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1067 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 45/857 17/32 EisenbergMcGuire-PT-07-CTLFireability-00 3485889 m, 72379 m/sec, 17800024 t fired, .
55 EF FNDP 1070/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 89785653 t fired, 90 attempts, .
62 EF STEQ 165/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1072 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 50/857 18/32 EisenbergMcGuire-PT-07-CTLFireability-00 3843095 m, 71441 m/sec, 19761545 t fired, .
55 EF FNDP 1075/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 90260434 t fired, 91 attempts, .
62 EF STEQ 170/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1077 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 55/857 20/32 EisenbergMcGuire-PT-07-CTLFireability-00 4193065 m, 69994 m/sec, 21757407 t fired, .
55 EF FNDP 1080/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 90734193 t fired, 91 attempts, .
62 EF STEQ 175/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1082 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 60/857 22/32 EisenbergMcGuire-PT-07-CTLFireability-00 4537389 m, 68864 m/sec, 23758006 t fired, .
55 EF FNDP 1085/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 91207085 t fired, 92 attempts, .
62 EF STEQ 180/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1087 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 65/857 23/32 EisenbergMcGuire-PT-07-CTLFireability-00 4886069 m, 69736 m/sec, 25719172 t fired, .
55 EF FNDP 1090/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 91681413 t fired, 92 attempts, .
62 EF STEQ 185/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1092 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 70/857 25/32 EisenbergMcGuire-PT-07-CTLFireability-00 5225137 m, 67813 m/sec, 27698991 t fired, .
55 EF FNDP 1095/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 92155038 t fired, 93 attempts, .
62 EF STEQ 190/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1097 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
sara: warning, failure of lp_solve (at job 17391)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 75/857 26/32 EisenbergMcGuire-PT-07-CTLFireability-00 5567490 m, 68470 m/sec, 29657851 t fired, .
55 EF FNDP 1100/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 92629462 t fired, 93 attempts, .
62 EF STEQ 195/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1102 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 80/857 28/32 EisenbergMcGuire-PT-07-CTLFireability-00 5908985 m, 68299 m/sec, 31629674 t fired, .
55 EF FNDP 1105/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 93103799 t fired, 94 attempts, .
62 EF STEQ 200/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1107 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 85/857 29/32 EisenbergMcGuire-PT-07-CTLFireability-00 6251380 m, 68479 m/sec, 33593064 t fired, .
55 EF FNDP 1110/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 93578015 t fired, 94 attempts, .
62 EF STEQ 205/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1112 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 90/857 31/32 EisenbergMcGuire-PT-07-CTLFireability-00 6590183 m, 67760 m/sec, 35549304 t fired, .
55 EF FNDP 1115/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 94052153 t fired, 95 attempts, .
62 EF STEQ 210/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1117 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 95/857 32/32 EisenbergMcGuire-PT-07-CTLFireability-00 6922267 m, 66416 m/sec, 37534607 t fired, .
55 EF FNDP 1120/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 94526042 t fired, 95 attempts, .
62 EF STEQ 215/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1122 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 1 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1125/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 94999853 t fired, 95 attempts, .
62 EF STEQ 220/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1127 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 54 (type EXCL) for 32 EisenbergMcGuire-PT-07-CTLFireability-09
lola: time limit : 1236 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 5/1236 2/32 EisenbergMcGuire-PT-07-CTLFireability-09 156313 m, 31262 m/sec, 369646 t fired, .
55 EF FNDP 1130/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 95474221 t fired, 96 attempts, .
62 EF STEQ 225/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1132 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 10/1236 3/32 EisenbergMcGuire-PT-07-CTLFireability-09 295801 m, 27897 m/sec, 767676 t fired, .
55 EF FNDP 1135/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 95948834 t fired, 96 attempts, .
62 EF STEQ 230/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1137 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 15/1236 4/32 EisenbergMcGuire-PT-07-CTLFireability-09 431904 m, 27220 m/sec, 1173785 t fired, .
55 EF FNDP 1140/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 96424153 t fired, 97 attempts, .
62 EF STEQ 235/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1142 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 20/1236 5/32 EisenbergMcGuire-PT-07-CTLFireability-09 568093 m, 27237 m/sec, 1594382 t fired, .
55 EF FNDP 1145/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 96897511 t fired, 97 attempts, .
62 EF STEQ 240/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1147 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 25/1236 6/32 EisenbergMcGuire-PT-07-CTLFireability-09 703553 m, 27092 m/sec, 2014459 t fired, .
55 EF FNDP 1150/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 97370772 t fired, 98 attempts, .
62 EF STEQ 245/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1152 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 30/1236 7/32 EisenbergMcGuire-PT-07-CTLFireability-09 841845 m, 27658 m/sec, 2420125 t fired, .
55 EF FNDP 1155/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 97844638 t fired, 98 attempts, .
62 EF STEQ 250/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1157 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 35/1236 8/32 EisenbergMcGuire-PT-07-CTLFireability-09 975033 m, 26637 m/sec, 2881015 t fired, .
55 EF FNDP 1160/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 98319627 t fired, 99 attempts, .
62 EF STEQ 255/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1162 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 40/1236 9/32 EisenbergMcGuire-PT-07-CTLFireability-09 1110431 m, 27079 m/sec, 3313301 t fired, .
55 EF FNDP 1165/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 98794265 t fired, 99 attempts, .
62 EF STEQ 260/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1167 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 45/1236 10/32 EisenbergMcGuire-PT-07-CTLFireability-09 1241666 m, 26247 m/sec, 3774200 t fired, .
55 EF FNDP 1170/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 99269149 t fired, 100 attempts, .
62 EF STEQ 265/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1172 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 50/1236 11/32 EisenbergMcGuire-PT-07-CTLFireability-09 1370122 m, 25691 m/sec, 4210812 t fired, .
55 EF FNDP 1175/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 99742741 t fired, 100 attempts, .
62 EF STEQ 270/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1177 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 55/1236 12/32 EisenbergMcGuire-PT-07-CTLFireability-09 1502008 m, 26377 m/sec, 4643852 t fired, .
55 EF FNDP 1180/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 100215832 t fired, 101 attempts, .
62 EF STEQ 275/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1182 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 60/1236 13/32 EisenbergMcGuire-PT-07-CTLFireability-09 1628637 m, 25325 m/sec, 5096009 t fired, .
55 EF FNDP 1185/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 100689190 t fired, 101 attempts, .
62 EF STEQ 280/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1187 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 65/1236 14/32 EisenbergMcGuire-PT-07-CTLFireability-09 1754302 m, 25133 m/sec, 5591665 t fired, .
55 EF FNDP 1190/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 101163486 t fired, 102 attempts, .
62 EF STEQ 285/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1192 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 70/1236 15/32 EisenbergMcGuire-PT-07-CTLFireability-09 1876712 m, 24482 m/sec, 6057556 t fired, .
55 EF FNDP 1195/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 101637634 t fired, 102 attempts, .
62 EF STEQ 290/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1197 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 75/1236 16/32 EisenbergMcGuire-PT-07-CTLFireability-09 2002031 m, 25063 m/sec, 6508027 t fired, .
55 EF FNDP 1200/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 102112238 t fired, 103 attempts, .
62 EF STEQ 295/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1202 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 80/1236 17/32 EisenbergMcGuire-PT-07-CTLFireability-09 2135311 m, 26656 m/sec, 6947911 t fired, .
55 EF FNDP 1205/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 102585850 t fired, 103 attempts, .
62 EF STEQ 300/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1207 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 85/1236 18/32 EisenbergMcGuire-PT-07-CTLFireability-09 2263990 m, 25735 m/sec, 7392914 t fired, .
55 EF FNDP 1210/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 103060574 t fired, 104 attempts, .
62 EF STEQ 305/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1212 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 90/1236 19/32 EisenbergMcGuire-PT-07-CTLFireability-09 2394972 m, 26196 m/sec, 7822856 t fired, .
55 EF FNDP 1215/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 103534940 t fired, 104 attempts, .
62 EF STEQ 310/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1217 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 95/1236 20/32 EisenbergMcGuire-PT-07-CTLFireability-09 2521465 m, 25298 m/sec, 8270515 t fired, .
55 EF FNDP 1220/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 104008921 t fired, 105 attempts, .
62 EF STEQ 315/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1222 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 100/1236 21/32 EisenbergMcGuire-PT-07-CTLFireability-09 2654356 m, 26578 m/sec, 8718056 t fired, .
55 EF FNDP 1225/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 104483077 t fired, 105 attempts, .
62 EF STEQ 320/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1227 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 105/1236 21/32 EisenbergMcGuire-PT-07-CTLFireability-09 2779661 m, 25061 m/sec, 9178161 t fired, .
55 EF FNDP 1230/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 104957369 t fired, 105 attempts, .
62 EF STEQ 325/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1232 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 110/1236 22/32 EisenbergMcGuire-PT-07-CTLFireability-09 2908116 m, 25691 m/sec, 9621096 t fired, .
55 EF FNDP 1235/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 105431806 t fired, 106 attempts, .
62 EF STEQ 330/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1237 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 115/1236 23/32 EisenbergMcGuire-PT-07-CTLFireability-09 3035587 m, 25494 m/sec, 10058318 t fired, .
55 EF FNDP 1240/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 105906283 t fired, 106 attempts, .
62 EF STEQ 335/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1242 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 120/1236 24/32 EisenbergMcGuire-PT-07-CTLFireability-09 3158171 m, 24516 m/sec, 10543174 t fired, .
55 EF FNDP 1245/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 106381119 t fired, 107 attempts, .
62 EF STEQ 340/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1247 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 125/1236 25/32 EisenbergMcGuire-PT-07-CTLFireability-09 3279897 m, 24345 m/sec, 11019053 t fired, .
55 EF FNDP 1250/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 106854982 t fired, 107 attempts, .
62 EF STEQ 345/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1252 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 130/1236 26/32 EisenbergMcGuire-PT-07-CTLFireability-09 3395482 m, 23117 m/sec, 11465383 t fired, .
55 EF FNDP 1255/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 107308955 t fired, 108 attempts, .
62 EF STEQ 350/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1257 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 135/1236 27/32 EisenbergMcGuire-PT-07-CTLFireability-09 3520109 m, 24925 m/sec, 11911470 t fired, .
55 EF FNDP 1260/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 107776255 t fired, 108 attempts, .
62 EF STEQ 355/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1262 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 140/1236 28/32 EisenbergMcGuire-PT-07-CTLFireability-09 3644614 m, 24901 m/sec, 12389851 t fired, .
55 EF FNDP 1265/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 108242851 t fired, 109 attempts, .
62 EF STEQ 360/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1267 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 145/1236 29/32 EisenbergMcGuire-PT-07-CTLFireability-09 3760511 m, 23179 m/sec, 12863373 t fired, .
55 EF FNDP 1270/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 108705270 t fired, 109 attempts, .
62 EF STEQ 365/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1272 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 150/1236 30/32 EisenbergMcGuire-PT-07-CTLFireability-09 3880624 m, 24022 m/sec, 13310731 t fired, .
55 EF FNDP 1275/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 109140257 t fired, 110 attempts, .
62 EF STEQ 370/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1277 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 155/1236 30/32 EisenbergMcGuire-PT-07-CTLFireability-09 4001788 m, 24232 m/sec, 13810334 t fired, .
55 EF FNDP 1280/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 109599406 t fired, 110 attempts, .
62 EF STEQ 375/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1282 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 160/1236 31/32 EisenbergMcGuire-PT-07-CTLFireability-09 4118347 m, 23311 m/sec, 14262620 t fired, .
55 EF FNDP 1285/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 110064323 t fired, 111 attempts, .
62 EF STEQ 380/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1287 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 165/1236 32/32 EisenbergMcGuire-PT-07-CTLFireability-09 4228169 m, 21964 m/sec, 14688353 t fired, .
55 EF FNDP 1290/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 110530543 t fired, 111 attempts, .
62 EF STEQ 385/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1292 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 54 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1295/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 110998320 t fired, 111 attempts, .
62 EF STEQ 390/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 52 (type EXCL) for 51 EisenbergMcGuire-PT-07-CTLFireability-15
lola: time limit : 2303 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 5/2303 2/32 EisenbergMcGuire-PT-07-CTLFireability-15 316043 m, 63208 m/sec, 1800039 t fired, .
55 EF FNDP 1300/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 111456931 t fired, 112 attempts, .
62 EF STEQ 395/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 10/2303 4/32 EisenbergMcGuire-PT-07-CTLFireability-15 617226 m, 60236 m/sec, 3819715 t fired, .
55 EF FNDP 1305/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 111909340 t fired, 112 attempts, .
62 EF STEQ 400/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 15/2303 5/32 EisenbergMcGuire-PT-07-CTLFireability-15 910588 m, 58672 m/sec, 5789343 t fired, .
55 EF FNDP 1310/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 112360491 t fired, 113 attempts, .
62 EF STEQ 405/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 20/2303 6/32 EisenbergMcGuire-PT-07-CTLFireability-15 1152338 m, 48350 m/sec, 7554795 t fired, .
55 EF FNDP 1315/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 112782728 t fired, 113 attempts, .
62 EF STEQ 410/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 25/2303 8/32 EisenbergMcGuire-PT-07-CTLFireability-15 1373060 m, 44144 m/sec, 9169091 t fired, .
55 EF FNDP 1320/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 113233975 t fired, 114 attempts, .
62 EF STEQ 415/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 30/2303 9/32 EisenbergMcGuire-PT-07-CTLFireability-15 1621217 m, 49631 m/sec, 10962906 t fired, .
55 EF FNDP 1325/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 113693398 t fired, 114 attempts, .
62 EF STEQ 420/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 35/2303 10/32 EisenbergMcGuire-PT-07-CTLFireability-15 1883490 m, 52454 m/sec, 12904646 t fired, .
55 EF FNDP 1330/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 114162382 t fired, 115 attempts, .
62 EF STEQ 425/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 40/2303 11/32 EisenbergMcGuire-PT-07-CTLFireability-15 2116158 m, 46533 m/sec, 14620577 t fired, .
55 EF FNDP 1335/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 114629843 t fired, 115 attempts, .
62 EF STEQ 430/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 45/2303 13/32 EisenbergMcGuire-PT-07-CTLFireability-15 2361965 m, 49161 m/sec, 16441131 t fired, .
55 EF FNDP 1340/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 115098521 t fired, 116 attempts, .
62 EF STEQ 435/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 50/2303 14/32 EisenbergMcGuire-PT-07-CTLFireability-15 2617862 m, 51179 m/sec, 18358173 t fired, .
55 EF FNDP 1345/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 115567454 t fired, 116 attempts, .
62 EF STEQ 440/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 55/2303 15/32 EisenbergMcGuire-PT-07-CTLFireability-15 2860650 m, 48557 m/sec, 20090779 t fired, .
55 EF FNDP 1350/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 116036789 t fired, 117 attempts, .
62 EF STEQ 445/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 60/2303 16/32 EisenbergMcGuire-PT-07-CTLFireability-15 3119263 m, 51722 m/sec, 22021827 t fired, .
55 EF FNDP 1355/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 116503592 t fired, 117 attempts, .
62 EF STEQ 450/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 65/2303 18/32 EisenbergMcGuire-PT-07-CTLFireability-15 3373528 m, 50853 m/sec, 23925789 t fired, .
55 EF FNDP 1360/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 116966965 t fired, 117 attempts, .
62 EF STEQ 455/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 70/2303 19/32 EisenbergMcGuire-PT-07-CTLFireability-15 3626074 m, 50509 m/sec, 25859448 t fired, .
55 EF FNDP 1365/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 117409306 t fired, 118 attempts, .
62 EF STEQ 460/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 75/2303 20/32 EisenbergMcGuire-PT-07-CTLFireability-15 3878097 m, 50404 m/sec, 27758663 t fired, .
55 EF FNDP 1370/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 117861349 t fired, 118 attempts, .
62 EF STEQ 465/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 80/2303 21/32 EisenbergMcGuire-PT-07-CTLFireability-15 4115794 m, 47539 m/sec, 29523119 t fired, .
55 EF FNDP 1375/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 118307214 t fired, 119 attempts, .
62 EF STEQ 470/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 85/2303 22/32 EisenbergMcGuire-PT-07-CTLFireability-15 4331162 m, 43073 m/sec, 31125036 t fired, .
55 EF FNDP 1380/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 118769692 t fired, 119 attempts, .
62 EF STEQ 475/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 90/2303 23/32 EisenbergMcGuire-PT-07-CTLFireability-15 4535253 m, 40818 m/sec, 32782609 t fired, .
55 EF FNDP 1385/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 119236322 t fired, 120 attempts, .
62 EF STEQ 480/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 95/2303 25/32 EisenbergMcGuire-PT-07-CTLFireability-15 4768197 m, 46588 m/sec, 34606030 t fired, .
55 EF FNDP 1390/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 119697306 t fired, 120 attempts, .
62 EF STEQ 485/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 100/2303 26/32 EisenbergMcGuire-PT-07-CTLFireability-15 5004148 m, 47190 m/sec, 36419309 t fired, .
55 EF FNDP 1395/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 120160426 t fired, 121 attempts, .
62 EF STEQ 490/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 105/2303 27/32 EisenbergMcGuire-PT-07-CTLFireability-15 5239996 m, 47169 m/sec, 38291911 t fired, .
55 EF FNDP 1400/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 120615046 t fired, 121 attempts, .
62 EF STEQ 495/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 110/2303 28/32 EisenbergMcGuire-PT-07-CTLFireability-15 5459743 m, 43949 m/sec, 39971522 t fired, .
55 EF FNDP 1405/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 121078744 t fired, 122 attempts, .
62 EF STEQ 500/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 115/2303 29/32 EisenbergMcGuire-PT-07-CTLFireability-15 5706665 m, 49384 m/sec, 41906877 t fired, .
55 EF FNDP 1410/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 121541211 t fired, 122 attempts, .
62 EF STEQ 505/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 120/2303 30/32 EisenbergMcGuire-PT-07-CTLFireability-15 5953615 m, 49390 m/sec, 43807310 t fired, .
55 EF FNDP 1415/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 122003976 t fired, 123 attempts, .
62 EF STEQ 510/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 125/2303 32/32 EisenbergMcGuire-PT-07-CTLFireability-15 6204231 m, 50123 m/sec, 45698122 t fired, .
55 EF FNDP 1420/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 122469411 t fired, 123 attempts, .
62 EF STEQ 515/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 52 (type EXCL) for EisenbergMcGuire-PT-07-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1425/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 122937998 t fired, 123 attempts, .
62 EF STEQ 520/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1430/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 123407434 t fired, 124 attempts, .
62 EF STEQ 525/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1435/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 123875684 t fired, 124 attempts, .
62 EF STEQ 530/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1440/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 124344802 t fired, 125 attempts, .
62 EF STEQ 535/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1443 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1446/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 124865049 t fired, 125 attempts, .
62 EF STEQ 541/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1448 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1451/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 125333051 t fired, 126 attempts, .
62 EF STEQ 546/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1453 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1456/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 125800611 t fired, 126 attempts, .
62 EF STEQ 551/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1458 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1461/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 126268449 t fired, 127 attempts, .
62 EF STEQ 556/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1463 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1466/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 126736913 t fired, 127 attempts, .
62 EF STEQ 561/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1468 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1474/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 127081736 t fired, 128 attempts, .
62 EF STEQ 569/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1489/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 127146645 t fired, 128 attempts, .
62 EF STEQ 584/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
lola: FINISHED task # 58 (type EQUN) for EisenbergMcGuire-PT-07-CTLFireability-06
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1494/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 127613180 t fired, 128 attempts, .
62 EF STEQ 589/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1499/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 128085553 t fired, 129 attempts, .
62 EF STEQ 594/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1504/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 128560173 t fired, 129 attempts, .
62 EF STEQ 599/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1509/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 129034686 t fired, 130 attempts, .
62 EF STEQ 604/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1514/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 129511105 t fired, 130 attempts, .
62 EF STEQ 609/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1519/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 129986710 t fired, 130 attempts, .
62 EF STEQ 614/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1524/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 130461792 t fired, 131 attempts, .
62 EF STEQ 619/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1529/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 130939221 t fired, 131 attempts, .
62 EF STEQ 624/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1534/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 131416697 t fired, 132 attempts, .
62 EF STEQ 629/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1539/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 131892797 t fired, 132 attempts, .
62 EF STEQ 634/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1544/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 132367152 t fired, 133 attempts, .
62 EF STEQ 639/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1549/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 132842311 t fired, 133 attempts, .
62 EF STEQ 644/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1554/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 133318239 t fired, 134 attempts, .
62 EF STEQ 649/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1559/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 133794699 t fired, 134 attempts, .
62 EF STEQ 654/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1564/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 134269839 t fired, 135 attempts, .
62 EF STEQ 659/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1569/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 134745986 t fired, 135 attempts, .
62 EF STEQ 664/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1574/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 135222455 t fired, 136 attempts, .
62 EF STEQ 669/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1579/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 135697779 t fired, 136 attempts, .
62 EF STEQ 674/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1584/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 136173110 t fired, 137 attempts, .
62 EF STEQ 679/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1589/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 136649034 t fired, 137 attempts, .
62 EF STEQ 684/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1594/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 137125905 t fired, 138 attempts, .
62 EF STEQ 689/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1599/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 137601890 t fired, 138 attempts, .
62 EF STEQ 694/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1604/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 138078487 t fired, 139 attempts, .
62 EF STEQ 699/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1609/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 138554256 t fired, 139 attempts, .
62 EF STEQ 704/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1614/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 139030343 t fired, 140 attempts, .
62 EF STEQ 709/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1619/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 139506198 t fired, 140 attempts, .
62 EF STEQ 714/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1624/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 139982427 t fired, 140 attempts, .
62 EF STEQ 719/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1629/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 140457828 t fired, 141 attempts, .
62 EF STEQ 724/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1634/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 140933239 t fired, 141 attempts, .
62 EF STEQ 729/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1639/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 141409013 t fired, 142 attempts, .
62 EF STEQ 734/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1644/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 141884171 t fired, 142 attempts, .
62 EF STEQ 739/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1649/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 142359953 t fired, 143 attempts, .
62 EF STEQ 744/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1654/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 142834005 t fired, 143 attempts, .
62 EF STEQ 749/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1659/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 143309370 t fired, 144 attempts, .
62 EF STEQ 754/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1664/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 143785016 t fired, 144 attempts, .
62 EF STEQ 759/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1669/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 144261048 t fired, 145 attempts, .
62 EF STEQ 764/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1674/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 144737263 t fired, 145 attempts, .
62 EF STEQ 769/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1679/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 145211436 t fired, 146 attempts, .
62 EF STEQ 774/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1684/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 145686586 t fired, 146 attempts, .
62 EF STEQ 779/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1689/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 146161503 t fired, 147 attempts, .
62 EF STEQ 784/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1694/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 146635920 t fired, 147 attempts, .
62 EF STEQ 789/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1699/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 147109500 t fired, 148 attempts, .
62 EF STEQ 794/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1704/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 147583979 t fired, 148 attempts, .
62 EF STEQ 799/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1709/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 148058791 t fired, 149 attempts, .
62 EF STEQ 804/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1714/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 148534387 t fired, 149 attempts, .
62 EF STEQ 809/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1719/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 149009952 t fired, 150 attempts, .
62 EF STEQ 814/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1724/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 149485705 t fired, 150 attempts, .
62 EF STEQ 819/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1729/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 149961809 t fired, 150 attempts, .
62 EF STEQ 824/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1734/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 150436987 t fired, 151 attempts, .
62 EF STEQ 829/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1739/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 150912180 t fired, 151 attempts, .
62 EF STEQ 834/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1744/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 151387794 t fired, 152 attempts, .
62 EF STEQ 839/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1749/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 151863466 t fired, 152 attempts, .
62 EF STEQ 844/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1754/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 152341361 t fired, 153 attempts, .
62 EF STEQ 849/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1759/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 152817749 t fired, 153 attempts, .
62 EF STEQ 854/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1764/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 153293899 t fired, 154 attempts, .
62 EF STEQ 859/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1769/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 153769306 t fired, 154 attempts, .
62 EF STEQ 864/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1774/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 154245412 t fired, 155 attempts, .
62 EF STEQ 869/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1779/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 154721165 t fired, 155 attempts, .
62 EF STEQ 874/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1784/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 155197462 t fired, 156 attempts, .
62 EF STEQ 879/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1789/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 155674011 t fired, 156 attempts, .
62 EF STEQ 884/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1794/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 156148822 t fired, 157 attempts, .
62 EF STEQ 889/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1799/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 156623560 t fired, 157 attempts, .
62 EF STEQ 894/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1804/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 157099727 t fired, 158 attempts, .
62 EF STEQ 899/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1809/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 157574955 t fired, 158 attempts, .
62 EF STEQ 904/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1814/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 158050211 t fired, 159 attempts, .
62 EF STEQ 909/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1819/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 158525444 t fired, 159 attempts, .
62 EF STEQ 914/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1824/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 159000805 t fired, 160 attempts, .
62 EF STEQ 919/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1829/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 159475014 t fired, 160 attempts, .
62 EF STEQ 924/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1834/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 159949933 t fired, 160 attempts, .
62 EF STEQ 929/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1839/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 160425358 t fired, 161 attempts, .
62 EF STEQ 934/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1844/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 160900984 t fired, 161 attempts, .
62 EF STEQ 939/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1849/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 161376375 t fired, 162 attempts, .
62 EF STEQ 944/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1854/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 161852432 t fired, 162 attempts, .
62 EF STEQ 949/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1859/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 162329127 t fired, 163 attempts, .
62 EF STEQ 954/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1864/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 162804249 t fired, 163 attempts, .
62 EF STEQ 959/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1869/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 163281717 t fired, 164 attempts, .
62 EF STEQ 964/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1874/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 163757311 t fired, 164 attempts, .
62 EF STEQ 969/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1879/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 164233641 t fired, 165 attempts, .
62 EF STEQ 974/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1884/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 164710344 t fired, 165 attempts, .
62 EF STEQ 979/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1889/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 165186460 t fired, 166 attempts, .
62 EF STEQ 984/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1894/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 165662051 t fired, 166 attempts, .
62 EF STEQ 989/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1899/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 166138341 t fired, 167 attempts, .
62 EF STEQ 994/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1904/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 166614482 t fired, 167 attempts, .
62 EF STEQ 999/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1909/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 167090841 t fired, 168 attempts, .
62 EF STEQ 1004/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1914/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 167567598 t fired, 168 attempts, .
62 EF STEQ 1009/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1919/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 168044048 t fired, 169 attempts, .
62 EF STEQ 1014/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1924/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 168519193 t fired, 169 attempts, .
62 EF STEQ 1019/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1929/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 168994699 t fired, 169 attempts, .
62 EF STEQ 1024/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1934/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 169471079 t fired, 170 attempts, .
62 EF STEQ 1029/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1939/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 169946040 t fired, 170 attempts, .
62 EF STEQ 1034/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1944/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 170420554 t fired, 171 attempts, .
62 EF STEQ 1039/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1949/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 170896318 t fired, 171 attempts, .
62 EF STEQ 1044/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1954/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 171372136 t fired, 172 attempts, .
62 EF STEQ 1049/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1957 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1960/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 171848949 t fired, 172 attempts, .
62 EF STEQ 1055/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1962 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1965/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 172326299 t fired, 173 attempts, .
62 EF STEQ 1060/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1967 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1970/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 172805534 t fired, 173 attempts, .
62 EF STEQ 1065/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1972 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1975/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 173283110 t fired, 174 attempts, .
62 EF STEQ 1070/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1977 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1980/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 173758425 t fired, 174 attempts, .
62 EF STEQ 1075/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1982 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1985/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 174235076 t fired, 175 attempts, .
62 EF STEQ 1080/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1987 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1990/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 174710647 t fired, 175 attempts, .
62 EF STEQ 1085/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1992 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 1995/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 175185544 t fired, 176 attempts, .
62 EF STEQ 1090/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 1997 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2000/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 175660830 t fired, 176 attempts, .
62 EF STEQ 1095/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2002 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2005/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 176135999 t fired, 177 attempts, .
62 EF STEQ 1100/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2007 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2010/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 176611248 t fired, 177 attempts, .
62 EF STEQ 1105/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2012 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2015/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 177087493 t fired, 178 attempts, .
62 EF STEQ 1110/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2017 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2020/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 177562431 t fired, 178 attempts, .
62 EF STEQ 1115/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2022 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2025/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 178038144 t fired, 179 attempts, .
62 EF STEQ 1120/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2027 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2030/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 178513015 t fired, 179 attempts, .
62 EF STEQ 1125/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2032 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2035/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 178988631 t fired, 179 attempts, .
62 EF STEQ 1130/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2037 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2040/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 179464764 t fired, 180 attempts, .
62 EF STEQ 1135/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2042 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2045/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 179939607 t fired, 180 attempts, .
62 EF STEQ 1140/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2047 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2050/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 180415772 t fired, 181 attempts, .
62 EF STEQ 1145/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2052 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2055/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 180891447 t fired, 181 attempts, .
62 EF STEQ 1150/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2057 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2060/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 181367757 t fired, 182 attempts, .
62 EF STEQ 1155/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2062 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2065/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 181843630 t fired, 182 attempts, .
62 EF STEQ 1160/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2067 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2070/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 182321996 t fired, 183 attempts, .
62 EF STEQ 1165/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2072 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2075/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 182801432 t fired, 183 attempts, .
62 EF STEQ 1170/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2077 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2080/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 183282145 t fired, 184 attempts, .
62 EF STEQ 1175/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2082 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2085/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 183762064 t fired, 184 attempts, .
62 EF STEQ 1180/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2087 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2090/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 184241372 t fired, 185 attempts, .
62 EF STEQ 1185/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2092 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2095/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 184721049 t fired, 185 attempts, .
62 EF STEQ 1190/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2097 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2100/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 185201129 t fired, 186 attempts, .
62 EF STEQ 1195/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2102 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2105/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 185681080 t fired, 186 attempts, .
62 EF STEQ 1200/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2107 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2110/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 186160828 t fired, 187 attempts, .
62 EF STEQ 1205/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2112 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2115/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 186640079 t fired, 187 attempts, .
62 EF STEQ 1210/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2117 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2120/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 187119416 t fired, 188 attempts, .
62 EF STEQ 1215/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2122 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2125/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 187598889 t fired, 188 attempts, .
62 EF STEQ 1220/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2127 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2130/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 188077304 t fired, 189 attempts, .
62 EF STEQ 1225/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2132 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2135/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 188556868 t fired, 189 attempts, .
62 EF STEQ 1230/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2137 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2140/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 189036083 t fired, 190 attempts, .
62 EF STEQ 1235/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2142 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2145/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 189515916 t fired, 190 attempts, .
62 EF STEQ 1240/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2147 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2150/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 189994297 t fired, 190 attempts, .
62 EF STEQ 1245/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2152 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2155/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 190473448 t fired, 191 attempts, .
62 EF STEQ 1250/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2157 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2160/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 190950195 t fired, 191 attempts, .
62 EF STEQ 1255/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2162 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2165/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 191428524 t fired, 192 attempts, .
62 EF STEQ 1260/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2167 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2170/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 191907487 t fired, 192 attempts, .
62 EF STEQ 1265/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2172 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2175/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 192386310 t fired, 193 attempts, .
62 EF STEQ 1270/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2177 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2180/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 192865286 t fired, 193 attempts, .
62 EF STEQ 1275/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2182 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2185/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 193344344 t fired, 194 attempts, .
62 EF STEQ 1280/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2187 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2190/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 193823732 t fired, 194 attempts, .
62 EF STEQ 1285/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2195/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 194302419 t fired, 195 attempts, .
62 EF STEQ 1290/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2200/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 194781787 t fired, 195 attempts, .
62 EF STEQ 1295/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2205/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 195260391 t fired, 196 attempts, .
62 EF STEQ 1300/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2210/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 195739665 t fired, 196 attempts, .
62 EF STEQ 1305/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2215/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 196218869 t fired, 197 attempts, .
62 EF STEQ 1310/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2220/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 196697711 t fired, 197 attempts, .
62 EF STEQ 1315/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2225/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 197176295 t fired, 198 attempts, .
62 EF STEQ 1320/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2230/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 197654743 t fired, 198 attempts, .
62 EF STEQ 1325/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2235/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 198133917 t fired, 199 attempts, .
62 EF STEQ 1330/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2240/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 198612759 t fired, 199 attempts, .
62 EF STEQ 1335/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2245/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 199091503 t fired, 200 attempts, .
62 EF STEQ 1340/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2250/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 199569515 t fired, 200 attempts, .
62 EF STEQ 1345/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2255/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 200047587 t fired, 201 attempts, .
62 EF STEQ 1350/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2260/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 200526932 t fired, 201 attempts, .
62 EF STEQ 1355/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2265/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 201007200 t fired, 202 attempts, .
62 EF STEQ 1360/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2270/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 201485732 t fired, 202 attempts, .
62 EF STEQ 1365/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2275/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 201964290 t fired, 202 attempts, .
62 EF STEQ 1370/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2280/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 202443271 t fired, 203 attempts, .
62 EF STEQ 1375/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2285/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 202922720 t fired, 203 attempts, .
62 EF STEQ 1380/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2290/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 203401331 t fired, 204 attempts, .
62 EF STEQ 1385/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2295/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 203880303 t fired, 204 attempts, .
62 EF STEQ 1390/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2300/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 204358466 t fired, 205 attempts, .
62 EF STEQ 1395/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2305/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 204837533 t fired, 205 attempts, .
62 EF STEQ 1400/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2310/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 205316133 t fired, 206 attempts, .
62 EF STEQ 1405/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2315/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 205794470 t fired, 206 attempts, .
62 EF STEQ 1410/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2320/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 206273019 t fired, 207 attempts, .
62 EF STEQ 1415/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2325/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 206752526 t fired, 207 attempts, .
62 EF STEQ 1420/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2330/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 207232566 t fired, 208 attempts, .
62 EF STEQ 1425/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2335/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 207712214 t fired, 208 attempts, .
62 EF STEQ 1430/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2340/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 208190810 t fired, 209 attempts, .
62 EF STEQ 1435/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2345/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 208671070 t fired, 209 attempts, .
62 EF STEQ 1440/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF FNDP 2350/3598 0/5 EisenbergMcGuire-PT-07-CTLFireability-06 209150228 t fired, 210 attempts, .
62 EF STEQ 1445/2693 0/5 EisenbergMcGuire-PT-07-CTLFireability-12 sara is running.

Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
EisenbergMcGuire-PT-07-CTLFireability-07: INITIAL true preprocessing
EisenbergMcGuire-PT-07-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
EisenbergMcGuire-PT-07-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
EisenbergMcGuire-PT-07-CTLFireability-06: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-08: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-12: EF 0 0 1 0 3 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
EisenbergMcGuire-PT-07-CTLFireability-15: CTL 0 0 0 0 1 0 1 0


========== file over 1MB has been truncated ======
retrieve it from the run archives if needed